Dear Users, I am using ARM Full System configuration, where L2 is 8-way set associative shared Last Level Cache. I am trying to partition the L2 cache by *ways* among four cores, so that each core gets two ways. Is there a hardware support(configuration register) available to do this? If not can anyone throw some pointers to achieve way partitioning.
Thanks in advance. Prathap
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
