Hello Everyone, I want to simulate multi-port cache configuration for O3CPU, for example,
Private L1: Split I/D, 64KB, 4-way, 64B blocks, *3ports,* 1ns, 32MSHRs, LRU Private L2: 256kB, 8-way, *2 ports,* 3ns, 32MSHRs, LRU How should I set highlighted ports in gem5 i.e. *3 ports* for L1 and *2 ports* for L2? I know there is a parameter in O3CPU.py which is *cacheStorePorts, *which is for stores which will limit store port to L1-dcache, and where is Load FU, I searched in *FuncUnitConfig.py *but there was no LoadFU, is* class ReadPort* mean LoadFu? And then how to set the number of ports for L2? I have seen this multi-port configuration in most gem5 papers, so if anyone knows how to do it please let me know! I have seen this post: https://www.mail-archive.com/gem5-users@gem5.org/msg12912.html But still, it does not say how to set this parameter for L1 and L2 and where is LoadFU. Best regards, Abhishek
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
