[gem5-users] Switching CPU type from a checkpoint fails when using memory type dramsim2

2014-09-09 Thread Prathap Kolakkampadath via gem5-users
Hello Everybody,

I have created a checkpoint with cpu type 'atomic' and mem type 'dramsim2.
While switching to cpu type 'detailed' from this checkpoint simulation
fails with below error.

Switch at curTick count:1
info: Entering event queue @ 3534903961500.  Starting simulation...
writing vis file to
ext/dramsim2/DRAMSim2//results//DDR3_micron_32M_8B_x8_sg15/2GB.1Ch.1R.scheme2.open_page.32TQ.32CQ.RtB.pRank.vis
Switched CPUS @ tick 3534903971500
switching cpus
 REAL SIMULATION 
info: Entering event queue @ 3534903971500.  Starting simulation...
gem5.opt: build/ARM/mem/dramsim2.cc:293: void
DRAMSim2::readComplete(unsigned int, uint64_t, uint64_t): Assertion `cycle
== divCeil(curTick() - startTick, wrapper.clockPeriod() *
SimClock::Int::ns)' failed.
Program aborted at tick 3535124958500
Aborted (core dumped)

Do anyone know what went wrong?

Thanks,
Prathap
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Switching CPU type from a checkpoint fails when using memory type dramsim2

2014-09-09 Thread Andreas Hansson via gem5-users
Hi Prathap,

That’s unfortunate. Perhaps you can add some debug printouts to figure out what 
is going wrong in the restoring.

In either case, I would suggest to use the SimpleMemory for getting to the 
region of interest (as it is much faster).

Also, you are probably better off with the native gem5 DRAMCtrl model as it is 
much faster, and far more tested.

Andreas

From: Prathap Kolakkampadath via gem5-users 
gem5-users@gem5.orgmailto:gem5-users@gem5.org
Reply-To: Prathap Kolakkampadath 
kvprat...@gmail.commailto:kvprat...@gmail.com, gem5 users mailing list 
gem5-users@gem5.orgmailto:gem5-users@gem5.org
Date: Tuesday, 9 September 2014 18:32
To: gem5 users mailing list gem5-users@gem5.orgmailto:gem5-users@gem5.org
Subject: [gem5-users] Switching CPU type from a checkpoint fails when using 
memory type dramsim2

Hello Everybody,

I have created a checkpoint with cpu type 'atomic' and mem type 'dramsim2. 
While switching to cpu type 'detailed' from this checkpoint simulation fails 
with below error.

Switch at curTick count:1
info: Entering event queue @ 3534903961500.  Starting simulation...
writing vis file to 
ext/dramsim2/DRAMSim2//results//DDR3_micron_32M_8B_x8_sg15/2GB.1Ch.1R.scheme2.open_page.32TQ.32CQ.RtB.pRank.vis
Switched CPUS @ tick 3534903971500
switching cpus
 REAL SIMULATION 
info: Entering event queue @ 3534903971500.  Starting simulation...
gem5.opt: build/ARM/mem/dramsim2.cc:293: void DRAMSim2::readComplete(unsigned 
int, uint64_t, uint64_t): Assertion `cycle == divCeil(curTick() - startTick, 
wrapper.clockPeriod() * SimClock::Int::ns)' failed.
Program aborted at tick 3535124958500
Aborted (core dumped)

Do anyone know what went wrong?

Thanks,
Prathap

-- IMPORTANT NOTICE: The contents of this email and any attachments are 
confidential and may also be privileged. If you are not the intended recipient, 
please notify the sender immediately and do not disclose the contents to any 
other person, use it for any purpose, or store or copy the information in any 
medium. Thank you.

ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered 
in England  Wales, Company No: 2557590
ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, 
Registered in England  Wales, Company No: 2548782___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users