At the end of svc instruction, R0 is being updated. On what case is R0
changed?
Thanks
V Vanchinathan
On Thu, Aug 28, 2014 at 2:20 PM, Vanchinathan Venkataramani
dcsv...@nus.edu.sg wrote:
At the end of svc instruction, R0 is being updated. On what case is R0
changed?
Thanks
V Vanchinathan
On Wed, Aug 27, 2014 at 5:23 PM, Vanchinathan Venkataramani
dcsv...@gmail.com wrote:
Hi all
I would like to know how svc (trap) instruction is implemented in gem5.
In particular I want to know on what condition the register values are
changed when svc syscall is present.
Thanks a lot!
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users