Re: [PATCH] hpt366: fix PCI clock detection for HPT374 (take 4)

2007-08-16 Thread Bob Ham
On Sat, 2007-08-11 at 23:49 +0400, Sergei Shtylyov wrote:
 HPT374 BIOS seems to only save f_CNT register value for the function #0 before
 re-tuning DPLL (that causes the driver to report obviously distorted f_CNT for
 the function #1) -- fix this by always reading the saved f_CNT register value
 from the function #0 in the driver's init_chipset() method.

I'm assuming you don't need me to test these latest patches, and that
you'll explicitly ask if you do?

Bob


-
To unsubscribe from this list: send the line unsubscribe linux-ide in
the body of a message to [EMAIL PROTECTED]
More majordomo info at  http://vger.kernel.org/majordomo-info.html


Re: [PATCH 1/2] hpt366: fix PCI clock detection for HPT374

2007-08-07 Thread Bob Ham
On Mon, 2007-08-06 at 21:18 +0400, Sergei Shtylyov wrote:
 Hm, well, this is indeed tough case but at least it prodded me to fix 
 some 
 issues.  Maybe it's worth for you to file a bug at bugzilla.kernel.org...

I've raised bug 8851:

  http://bugzilla.kernel.org/show_bug.cgi?id=8851

Bob


-
To unsubscribe from this list: send the line unsubscribe linux-ide in
the body of a message to [EMAIL PROTECTED]
More majordomo info at  http://vger.kernel.org/majordomo-info.html


Re: [PATCH 1/2] pata_hpt37x: actually clock HPT374 by 50 MHz DPLL

2007-08-06 Thread Bob Ham
On Sun, 2007-08-05 at 22:45 +0400, Sergei Shtylyov wrote:
 The DPLL tuning code always set up it for 66 MHz due to wrong UltraDMA mask
 including mode 5 used to check for the necessity of 66 MHz clocking -- This
 caused 66 MHz clock to be used for HPT374 chip that does not tolerate it.
 While fixing this, also remove PLL mode from the TODO list -- I don't think
 it's still relevant item.
 
 Signed-off-by: Sergei Shtylyov [EMAIL PROTECTED]
 
 ---
 This is against the current Linus tree.
 Bob, please test it and report what you'll find out...

para_hpt37x: bus clock 33MHz, using 50MHz DPLL.
ACPI: PCI Interrupt :00:0d.0[A] - GSI 16 (level, low) - IRQ 17
scsi2: pata_hpt37x
scsi3: pata_hpt37x
ata3: PATA max UDMA/100 cmd 0x0001efa0 ctl 0x0001ef9e bmdma 0x0001ec00 irq 17
ata4: PATA max UDMA/100 cmd 0x0001ef90 ctl 0x0001ef9a bmdma 0x0001ec00 irq 17


followed by a hard lock

-- 
Bob Ham [EMAIL PROTECTED]


signature.asc
Description: This is a digitally signed message part


Re: [PATCH 1/2] hpt366: fix PCI clock detection for HPT374

2007-08-06 Thread Bob Ham
On Mon, 2007-08-06 at 00:06 +0400, Sergei Shtylyov wrote: 
 HPT374 BIOS seems to only save f_CNT register value for the function #0 before
 re-tuning DPLL causing the driver to report obviously distorted f_CNT for the
 function #1 -- fix this by always reading the saved f_CNT register value from
 in the init_chipset() method the function #0 of HPT374 chip.
 While at it, introduce 'chip_type' for the copy of the 'struct hpt_info' 
 member
 and replace the structure assignment by memcpy()...

HPT374: IDE controller at PCI slot :00:0d.0
ACPI: PCI Interrupt :00:0d.0[A] - GSI 16 (level, low) - IRQ 16
HPT374: chipset revision 7
HPT374: DPLL base: 48 MHz, f_CNT: 142, assuming 33 MHz PCI
HPT374: using 50 MHz DPLL clock
HPT374: 100% native mode on irq 16
ide2: BM-DMA at 0xec00-0xec07, BIOS settings: hde:DMA, hdf:pio
ide3: BM-DMA at 0xec08-0xec0f, BIOS settings: hdg:DMA, hdh:pio
ACPI: PCI Interrupt :00:0d.1[A] - GSI 16 (level, low) - IRQ 16
HPT374: DPLL base: 48 MHz, f_CNT: 142, assuming 33 MHz PCI
HPT374: using 50 MHz DPLL clock
ide4: BM-DMA at 0xed00-0xed07, BIOS settings: hdi:DMA, hdj:pio
ide5: BM-DMA at 0xed08-0xed0f, BIOS settings: hdk:DMA, hdl:pio


again, followed by a hard lock

-- 
Bob Ham [EMAIL PROTECTED]


signature.asc
Description: This is a digitally signed message part


Re: hpt374 sata (Highpoint Rocket 1540)

2007-08-01 Thread Bob Ham
: enabling interface
ADDRCONF(NETDEV_UP): eth1: link is not ready
ip_tables: (C) 2000-2006 Netfilter Core Team
nf_conntrack version 0.5.0 (4090 buckets, 32720 max)
ip6_tables: (C) 2000-2006 Netfilter Core Team
skge eth1: Link is up at 100 Mbps, full duplex, flow control both
ADDRCONF(NETDEV_CHANGE): eth1: link becomes ready
eth0: no IPv6 routers present
NFSD: Using /var/lib/nfs/v4recovery as the NFSv4 state recovery
directory
NFSD: starting 90-second grace period




-- 
Bob Ham [EMAIL PROTECTED]


signature.asc
Description: This is a digitally signed message part


Re: hpt374 sata (Highpoint Rocket 1540)

2007-08-01 Thread Bob Ham
On Wed, 2007-08-01 at 19:58 +0400, Sergei Shtylyov wrote:
 Bob Ham wrote:
 
 I've had a Highpoint Rocket 1540 (not RocketRAID) SATA controller for
 a while now, using a proprietary binary driver from Highpoint in a 
 linux
 2.4 kernel.  The chipset is an hpt374.  The hpt366 driver freezes on
 boot, as reported by others.
 
   Can we see a bootlog please?
 
... and the output of 'lspci -v' too.
 
 If possible, turn off that driver, 
 then post that output...
 
  This is the output of the boot using the pata_hpt37x driver:
 
 Hrm... what I asked for was 'lspci -v' output. :-)

On Tue, 2007-07-31 at 22:22 +0100, Bob Ham wrote: 

 lspci gives:
 
 00:0d.0 RAID bus controller: Triones Technologies, Inc. HPT374 (rev 07)
 Subsystem: Triones Technologies, Inc. Unknown device 0001
 Flags: bus master, 66MHz, medium devsel, latency 64, IRQ 16
 I/O ports at efa0 [size=8]
 I/O ports at ef9c [size=4]
 I/O ports at ef90 [size=8]
 I/O ports at ef98 [size=4]
 I/O ports at ec00 [size=256]
 Expansion ROM at fe70 [disabled] [size=128K]
 Capabilities: [60] Power Management version 2
 
 00:0d.1 RAID bus controller: Triones Technologies, Inc. HPT374 (rev 07)
 Subsystem: Triones Technologies, Inc. Unknown device 0001
 Flags: bus master, 66MHz, medium devsel, latency 64, IRQ 16
 I/O ports at eff0 [size=8]
 I/O ports at efe4 [size=4]
 I/O ports at efa8 [size=8]
 I/O ports at efe0 [size=4]
 I/O ports at ed00 [size=256]
 Capabilities: [60] Power Management version 2


I'll check out the patch you pointed to.

-- 
Bob Ham [EMAIL PROTECTED]


signature.asc
Description: This is a digitally signed message part


Re: hpt374 sata (Highpoint Rocket 1540)

2007-08-01 Thread Bob Ham
On Wed, 2007-08-01 at 19:58 +0400, Sergei Shtylyov wrote:
  hpt37x: DPLL did not stabilize.
  pata_hpt37x: BIOS has not set timing clocks.
  hpt37x: DPLL did not stabilize.
 
Yes, this ia a known issue, and the fix for it is in the -mm tree:

I applied just that pata_hpt37x.c patch, not the whole -mm tree.  It
locks the machine hard again.  Here is the transcribed output:

hpt37x: Bus clock 66 MHz, using DPLL.
ACPI: PCI Interrupt :00:0d.0[A] - GSI 16 (level, low) - IRQ 17
scsi2: pata_hpt37x
scsi3: pata_hpt37x
ata3: PATA max UDMA/100 cmd 0x0001efa0 ctl 0x0001ef9e bmdma 0x0001ec00 irq 17
ata4: PATA max UDMA/100 cmd 0x0001ef90 ctl 0x0001ef9a bmdma 0x0001ec00 irq 17


-- 
Bob Ham [EMAIL PROTECTED]


signature.asc
Description: This is a digitally signed message part


hpt374 sata (Highpoint Rocket 1540)

2007-07-31 Thread Bob Ham
Hi there,

I've had a Highpoint Rocket 1540 (not RocketRAID) SATA controller for
a while now, using a proprietary binary driver from Highpoint in a linux
2.4 kernel.  The chipset is an hpt374.  The hpt366 driver freezes on
boot, as reported by others.  There are rumours[0][1] of a SATA driver
for the hpt372N/302N chips using libata.  In 2.6.22, there are PATA
drivers for hpt3xx, but no SATA.

[0] http://linuxmafia.com/faq/Hardware/sata.html#highpoint
[1] http://lkml.org/lkml/2006/1/3/211

I'm wondering if there are or will be libata drivers, or any drivers for
that matter, for hpt374-based SATA cards?

Cheers,

Bob Ham


-
To unsubscribe from this list: send the line unsubscribe linux-ide in
the body of a message to [EMAIL PROTECTED]
More majordomo info at  http://vger.kernel.org/majordomo-info.html


Re: hpt374 sata (Highpoint Rocket 1540)

2007-07-31 Thread Bob Ham
On Tue, 2007-07-31 at 13:23 +0100, Alan Cox wrote:
  I'm wondering if there are or will be libata drivers, or any drivers for
  that matter, for hpt374-based SATA cards?
 
 The HPT374 is a PATA controller. Some people ship products with the
 HPT37x controllers and PATA/SATA bridges and those should work with the
 libata drivers.

Might I suggest something along the lines of the attached patch in order
to avoid future confusion?  The information on which cards have which
chips comes from the linuxmafia web page.

Bob

-- 
Bob Ham [EMAIL PROTECTED]
--- Kconfig.old	2007-07-31 14:29:22.0 +0100
+++ Kconfig	2007-07-31 21:05:00.0 +0100
@@ -297,6 +297,11 @@
 	  This option enables support for the majority of the later HPT
 	  PATA controllers via the new ATA layer.
 
+	  Some SATA cards, like the Highpoint Rocket/RocketRAID
+	  1540/1542/1544/1640 and some versions of the RocketRAID 1520,
+	  use these PATA controllers in conjunction with a SATA/PATA
+	  bridge. This driver should support those cards, too.
+
 	  If unsure, say N.
 
 config PATA_HPT3X2N
@@ -304,7 +309,12 @@
 	depends on PCI  EXPERIMENTAL
 	help
 	  This option enables support for the N variant HPT PATA
-	  controllers via the new ATA layer
+	  controllers via the new ATA layer.
+
+	  Some SATA cards, like the Highpoint Rocket 1520 and some
+	  versions of the RocketRAID 1520, use these PATA controllers
+	  in conjunction with a SATA/PATA bridge. This driver should
+	  support those cards, too.
 
 	  If unsure, say N.
 


signature.asc
Description: This is a digitally signed message part


Re: hpt374 sata (Highpoint Rocket 1540)

2007-07-31 Thread Bob Ham
On Tue, 2007-07-31 at 21:52 +0400, Sergei Shtylyov wrote:
 Hello, I wrote:
 
  I've had a Highpoint Rocket 1540 (not RocketRAID) SATA controller for
  a while now, using a proprietary binary driver from Highpoint in a linux
  2.4 kernel.  The chipset is an hpt374.  The hpt366 driver freezes on
  boot, as reported by others.
 
 Can we see a bootlog please?
 
 ... and the output of 'lspci -v' too.

The machine locks hard when the driver is loaded so I can't give a full
transcription, but here is the driver's output:

HPT374: IDE controller at PCI slot :00:0d.0
ACPI: PCI Interrupt :00:0d.0[A] - GSI 16 (level, low) - IRQ 16
HPT374: chipset revision 7
HPT374: DPLL base: 48 MHz, f_CNT: 141, assuming 33 MHz PCI
HPT374: using 50 MHz DPLL clock
HPT374: 100% native mode on irq 16
ide2: BM-DMA at 0xec00-0xec07, BIOS settings: hde:DMA, hdf:pio
ide3: BM-DMA at 0xec08-0xec0f, BIOS settings: hdg:DMA, hdh:pio
ACPI: PCI Interrupt :00:0d.1[A] - GSI 16 (level, low) - IRQ 16
HPT374: no clock data saved by BIOS
HPT374: DPLL base: 48 MHz, f_CNT: 93, assuming 33 MHz PCI
HPT374: using 50 MHz DPLL clock
ide4: BM-DMA at 0xed00-0xed07, BIOS settings: hdi:DMA, hdj:pio
ide5: BM-DMA at 0xed08-0xed0f, BIOS settings: hdk:DMA, hdl:pio


The pata_hpt37x driver is refusing to work as well but it doesn't crash
the machine.  Here is the relevant error message:

hpt37x: DPLL did not stabilize.
pata_hpt37x: BIOS has not set timing clocks.
hpt37x: DPLL did not stabilize.


lspci gives:

00:0d.0 RAID bus controller: Triones Technologies, Inc. HPT374 (rev 07)
Subsystem: Triones Technologies, Inc. Unknown device 0001
Flags: bus master, 66MHz, medium devsel, latency 64, IRQ 16
I/O ports at efa0 [size=8]
I/O ports at ef9c [size=4]
I/O ports at ef90 [size=8]
I/O ports at ef98 [size=4]
I/O ports at ec00 [size=256]
Expansion ROM at fe70 [disabled] [size=128K]
Capabilities: [60] Power Management version 2

00:0d.1 RAID bus controller: Triones Technologies, Inc. HPT374 (rev 07)
Subsystem: Triones Technologies, Inc. Unknown device 0001
Flags: bus master, 66MHz, medium devsel, latency 64, IRQ 16
I/O ports at eff0 [size=8]
I/O ports at efe4 [size=4]
I/O ports at efa8 [size=8]
I/O ports at efe0 [size=4]
I/O ports at ed00 [size=256]
Capabilities: [60] Power Management version 2


Bob

-- 
Bob Ham [EMAIL PROTECTED]


signature.asc
Description: This is a digitally signed message part


Re: hpt374 sata (Highpoint Rocket 1540)

2007-07-31 Thread Bob Ham
On Tue, 2007-07-31 at 23:32 +0200, Bartlomiej Zolnierkiewicz wrote:
 Hi,
 
The hpt366 driver freezes on
boot, as reported by others.

 Does this patch change anything?

Unfortunately not.

-- 
Bob Ham [EMAIL PROTECTED]


signature.asc
Description: This is a digitally signed message part