Hi Flora,
Am Montag, den 03.11.2014, 17:02 +0800 schrieb Flora Fu:
> Add device tree bindings.
>
> Signed-off-by: Flora Fu
> ---
> .../devicetree/bindings/reset/mediatek,reset.txt | 45
> ++
> 1 file changed, 45 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/reset/mediatek,reset.txt
>
> diff --git a/Documentation/devicetree/bindings/reset/mediatek,reset.txt
> b/Documentation/devicetree/bindings/reset/mediatek,reset.txt
> new file mode 100644
> index 000..3c5687b
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/reset/mediatek,reset.txt
> @@ -0,0 +1,45 @@
> +MediaTek SoC Reset Controller
> +==
> +The reset controller driver accesses registers through the syscon regmap. It
> +is a child node of syscon.
> +
> +Required properties:
> +- compatible : "mediatek,reset"
> +- #reset-cells: 1
> +- reg: The register region can be accessed from syscon. The first parameter
> is
> + reset base address offset. The second parameter is byte width of reset
> registers.
> +
> +example:
> +infracfg: syscon@10001000 {
> + #address-cells = <1>;
> + #size-cells = <0>;
Since we use reg = <0x30 0x8> below, #size-cells should be set to <1>.
I have updated the syscon child support patch and fixed the binding
documentation to allow this. Previously I had only thought about
children that use a single register or just a bitfield in a single
register.
With that change, feel free to consider this patch
Acked-by: Philipp Zabel
> + compatible = "mediatek,mt8135-infracfg", "syscon";
> + reg = <0 0x10001000 0 0x1000>;
> +
> + infrarst: reset-controller@30 {
> + #reset-cells = <1>;
> + compatible = "mediatek,mt8135-infracfg-reset", "mediatek,reset";
> + reg = <0x30 0x8>;
> + };
> +};
> +
> +Specifying reset lines connected to IP modules
> +==
> +
> +The reset controller(mtk-reset) manages various reset sources. Those device
> nodes should
> +specify the reset line on the rstc in their resets property, containing a
> phandle to the
> +rstc device node and a RESET_INDEX specifying which module to reset, as
> described in
> +reset.txt.
> +
> +For MediaTek SoC, RESET_INDEX is reset bit defined in INFRACFG or PERICFG
> registers.
> +
> +example:
> +pwrap: pwrap@1000f000 {
> + compatible = "mediatek,mt8135-pwrap";
> + reg = <0 0x1000f000 0 0x1000>,
> + <0 0x11017000 0 0x1000>;
> + reg-names = "pwrap-base",
> + "pwrap-bridge-base";
> + resets = <&infrarst 7>, <&perirst 34>;
Maybe it would be useful to add a header with #defines for these reset
bit indices?
> + reset-names = "infrarst", "perirst";
> +};
regards
Philipp
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
