This patch correct the nr_clk_ids for fsys0 block
which is wrongly set to TOP1 clk numbers.
This also adjust the a gate clock order.
Signed-off-by: Alim Akhtar alim.akh...@samsung.com
---
drivers/clk/samsung/clk-exynos7.c |8
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/drivers/clk/samsung/clk-exynos7.c
b/drivers/clk/samsung/clk-exynos7.c
index d6c4548..2799568 100644
--- a/drivers/clk/samsung/clk-exynos7.c
+++ b/drivers/clk/samsung/clk-exynos7.c
@@ -849,13 +849,13 @@ static struct samsung_mux_clock fsys0_mux_clks[]
__initdata = {
};
static struct samsung_gate_clock fsys0_gate_clks[] __initdata = {
- GATE(ACLK_AXIUS_USBDRD30X_FSYS0X, aclk_axius_usbdrd30x_fsys0x,
- mout_aclk_fsys0_200_user,
- ENABLE_ACLK_FSYS00, 19, 0, 0),
GATE(ACLK_PDMA1, aclk_pdma1, mout_aclk_fsys0_200_user,
ENABLE_ACLK_FSYS00, 3, 0, 0),
GATE(ACLK_PDMA0, aclk_pdma0, mout_aclk_fsys0_200_user,
ENABLE_ACLK_FSYS00, 4, 0, 0),
+ GATE(ACLK_AXIUS_USBDRD30X_FSYS0X, aclk_axius_usbdrd30x_fsys0x,
+ mout_aclk_fsys0_200_user,
+ ENABLE_ACLK_FSYS00, 19, 0, 0),
GATE(ACLK_USBDRD300, aclk_usbdrd300, mout_aclk_fsys0_200_user,
ENABLE_ACLK_FSYS01, 29, 0, 0),
@@ -887,7 +887,7 @@ static struct samsung_cmu_info fsys0_cmu_info __initdata = {
.nr_mux_clks= ARRAY_SIZE(fsys0_mux_clks),
.gate_clks = fsys0_gate_clks,
.nr_gate_clks = ARRAY_SIZE(fsys0_gate_clks),
- .nr_clk_ids = TOP1_NR_CLK,
+ .nr_clk_ids = FSYS0_NR_CLK,
.clk_regs = fsys0_clk_regs,
.nr_clk_regs= ARRAY_SIZE(fsys0_clk_regs),
};
--
1.7.10.4
--
To unsubscribe from this list: send the line unsubscribe linux-samsung-soc in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
