In preparation to convert board-level bindings to json-schema, move
various misc SoC bindings out to their own file.
Cc: Shawn Guo
Cc: Mark Rutland
Cc: devicet...@vger.kernel.org
Signed-off-by: Rob Herring
---
.../arm/freescale/fsl,layerscape-dcfg.txt | 19 +
.../arm/freescale/fsl,layerscape-scfg.txt | 19 +
Documentation/devicetree/bindings/arm/fsl.txt | 39 ---
3 files changed, 38 insertions(+), 39 deletions(-)
create mode 100644
Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-dcfg.txt
create mode 100644
Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-scfg.txt
diff --git
a/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-dcfg.txt
b/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-dcfg.txt
new file mode 100644
index ..b5cb374dc47d
--- /dev/null
+++ b/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-dcfg.txt
@@ -0,0 +1,19 @@
+Freescale DCFG
+
+DCFG is the device configuration unit, that provides general purpose
+configuration and status for the device. Such as setting the secondary
+core start address and release the secondary core from holdoff and startup.
+
+Required properties:
+ - compatible: Should contain a chip-specific compatible string,
+ Chip-specific strings are of the form "fsl,-dcfg",
+ The following s are known to be supported:
+ ls1012a, ls1021a, ls1043a, ls1046a, ls2080a.
+
+ - reg : should contain base address and length of DCFG memory-mapped
registers
+
+Example:
+ dcfg: dcfg@1ee {
+ compatible = "fsl,ls1021a-dcfg";
+ reg = <0x0 0x1ee 0x0 0x1>;
+ };
diff --git
a/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-scfg.txt
b/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-scfg.txt
new file mode 100644
index ..0ab67b0b216d
--- /dev/null
+++ b/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-scfg.txt
@@ -0,0 +1,19 @@
+Freescale SCFG
+
+SCFG is the supplemental configuration unit, that provides SoC specific
+configuration and status registers for the chip. Such as getting PEX port
+status.
+
+Required properties:
+ - compatible: Should contain a chip-specific compatible string,
+ Chip-specific strings are of the form "fsl,-scfg",
+ The following s are known to be supported:
+ ls1012a, ls1021a, ls1043a, ls1046a, ls2080a.
+
+ - reg: should contain base address and length of SCFG memory-mapped registers
+
+Example:
+ scfg: scfg@157 {
+ compatible = "fsl,ls1021a-scfg";
+ reg = <0x0 0x157 0x0 0x1>;
+ };
diff --git a/Documentation/devicetree/bindings/arm/fsl.txt
b/Documentation/devicetree/bindings/arm/fsl.txt
index 8a1baa2b9723..1e775aaa5c5b 100644
--- a/Documentation/devicetree/bindings/arm/fsl.txt
+++ b/Documentation/devicetree/bindings/arm/fsl.txt
@@ -101,45 +101,6 @@ Freescale LS1021A Platform Device Tree Bindings
Required root node compatible properties:
- compatible = "fsl,ls1021a";
-Freescale SoC-specific Device Tree Bindings
-
-Freescale SCFG
- SCFG is the supplemental configuration unit, that provides SoC specific
-configuration and status registers for the chip. Such as getting PEX port
-status.
- Required properties:
- - compatible: Should contain a chip-specific compatible string,
- Chip-specific strings are of the form "fsl,-scfg",
- The following s are known to be supported:
- ls1012a, ls1021a, ls1043a, ls1046a, ls2080a.
-
- - reg: should contain base address and length of SCFG memory-mapped registers
-
-Example:
- scfg: scfg@157 {
- compatible = "fsl,ls1021a-scfg";
- reg = <0x0 0x157 0x0 0x1>;
- };
-
-Freescale DCFG
- DCFG is the device configuration unit, that provides general purpose
-configuration and status for the device. Such as setting the secondary
-core start address and release the secondary core from holdoff and startup.
- Required properties:
- - compatible: Should contain a chip-specific compatible string,
- Chip-specific strings are of the form "fsl,-dcfg",
- The following s are known to be supported:
- ls1012a, ls1021a, ls1043a, ls1046a, ls2080a.
-
- - reg : should contain base address and length of DCFG memory-mapped
registers
-
-Example:
- dcfg: dcfg@1ee {
- compatible = "fsl,ls1021a-dcfg";
- reg = <0x0 0x1ee 0x0 0x1>;
- };
-
Freescale ARMv8 based Layerscape SoC family Device Tree Bindings
--
2.17.1
