Re: [meta-xilinx] Loading FPGA firmware broken in 2018.3

2019-03-22 Thread Mike Looijmans
On 20-03-19 18:46, Manjukumar Harthikote Matha wrote:
> Hi Mike,
> 
> We tested by loading  both the vivado generated and bootgen generated 
> bitstreams using 2018.3 and it worked fine, we are able to see Done and leds 
> glowing as per our design.
> 
> Is it a custom board or zcu102?

Custom board (the Xilinx Drone Platform actually)

> Do you need this patch on thud?
> 
> https://github.com/Xilinx/meta-xilinx/commit/2c98fa11ccf33b6d9a550bebf50d2a2a876f9afb

Might be, from the description it sounds like "the FPGA
configuration code is non-functional" is what I'm experiencing here.

> 
> Thanks,
> 
> Manju
> 
>  > -Original Message-
> 
>  > From: meta-xilinx-boun...@yoctoproject.org [mailto:meta-xilinx-
> 
>  > boun...@yoctoproject.org] On Behalf Of Mike Looijmans
> 
>  > Sent: Wednesday, March 13, 2019 6:10 AM
> 
>  > To: meta-xil...@lists.yoctoproject.org
> 
>  > Subject: [meta-xilinx] Loading FPGA firmware broken in 2018.3
> 
>  >
> 
>  > With the 2018.1 version of u-boot, atf and pmu this worked okay.
> 
>  >
> 
>  > With the "thud" release and 2018.3, loading the FPGA no longer works:
> 
>  >
> 
>  > ZynqMP> load mmc $sdbootdev:2 0x10 /lib/firmware/fpga.bin
> 
>  > 19311092 bytes read in 1900 ms (9.7 MiB/s)
> 
>  > ZynqMP> fpga load 0 0x10 $filesize
> 
>  > ZynqMP> md 0x10
> 
>  > 0010:        
> 
>  > 00100010:        
> 
>  > 00100020:        
> 
>  > 00100030:        
> 
>  > 00100040: 00bb 11220044      D.".
> 
>  > 00100050: aa995566 2000 2000 30022001    fU. ... . .0
> 
>  > 00100060:  30020001  30008001    ...0...0
> 
>  > 00100070:  2000 30008001 0007    ... ...0
> 
>  > 00100080: 2000 2000 30002001     ... ... . .0
> 
>  > 00100090: 30026001  30012001 38003fe5    .`.0. .0.?.8
> 
>  > 001000a0: 3001c001 0040 30018001 04a5a093 ...0..@0 
> <mailto:...0..@0>
> 
>  > 001000b0: 30008001 0009 2000 3000c001    ...0... ...0
> 
>  > 001000c0: 0001 3000a001 0101 3000c001    ...0...0
> 
>  > 001000d0:  30030001  2000    ...0...
> 
>  > 001000e0: 2000 2000 2000 2000    ... ... ... ...
> 
>  > 001000f0: 2000 2000 2000 30002001    ... ... ... . .0
> 
>  > ZynqMP>
> 
>  >
> 
>  >
> 
>  > No error is displayed, but the FPGA remains unprogrammed (as indicated by 
> the
> 
>  > PROG_DONE pin).
> 
>  >
> 
>  > Reverting to previous sumo version makes it work again.
> 
>  > --
> 
>  > ___
> 
>  > meta-xilinx mailing list
> 
>  > meta-xilinx@yoctoproject.org <mailto:meta-xilinx@yoctoproject.org>
> 
>  > https://lists.yoctoproject.org/listinfo/meta-xilinx
> 

-- 
___
meta-xilinx mailing list
meta-xilinx@yoctoproject.org
https://lists.yoctoproject.org/listinfo/meta-xilinx


Re: [meta-xilinx] Loading FPGA firmware broken in 2018.3

2019-03-21 Thread Manjukumar Harthikote Matha



> -Original Message-
> From: Mike Looijmans [mailto:mike.looijm...@topic.nl]
> Sent: Thursday, March 21, 2019 5:55 AM
> To: Manjukumar Harthikote Matha ; meta-
> xil...@lists.yoctoproject.org
> Subject: Re: Loading FPGA firmware broken in 2018.3
> 
> On 21-03-19 07:33, Mike Looijmans wrote:
> > On 20-03-19 18:46, Manjukumar Harthikote Matha wrote:
> >> Hi Mike,
> >>
> >> We tested by loading  both the vivado generated and bootgen generated
> >> bitstreams using 2018.3 and it worked fine, we are able to see Done
> >> and leds glowing as per our design.
> >>
> >> Is it a custom board or zcu102?
> >
> > Custom board (the Xilinx Drone Platform actually)
> >
> >> Do you need this patch on thud?
> >>
> >> https://github.com/Xilinx/meta-xilinx/commit/2c98fa11ccf33b6d9a550beb
> >> f50d2a2a876f9afb
> >
> > Might be, from the description it sounds like "the FPGA configuration
> > code is non-functional" is what I'm experiencing here.
> 
> Built the PMU with the above patch, and now programming the PL works.

Thanks, will backport to thud

Thanks,
Manju
-- 
___
meta-xilinx mailing list
meta-xilinx@yoctoproject.org
https://lists.yoctoproject.org/listinfo/meta-xilinx


Re: [meta-xilinx] Loading FPGA firmware broken in 2018.3

2019-03-21 Thread Mike Looijmans
On 21-03-19 07:33, Mike Looijmans wrote:
> On 20-03-19 18:46, Manjukumar Harthikote Matha wrote:
>> Hi Mike,
>>
>> We tested by loading  both the vivado generated and bootgen generated 
>> bitstreams using 2018.3 and it worked fine, we are able to see Done and leds 
>> glowing as per our design.
>>
>> Is it a custom board or zcu102?
> 
> Custom board (the Xilinx Drone Platform actually)
> 
>> Do you need this patch on thud?
>>
>> https://github.com/Xilinx/meta-xilinx/commit/2c98fa11ccf33b6d9a550bebf50d2a2a876f9afb
>>  
> 
> Might be, from the description it sounds like "the FPGA
> configuration code is non-functional" is what I'm experiencing here.

Built the PMU with the above patch, and now programming the PL works.
-- 
___
meta-xilinx mailing list
meta-xilinx@yoctoproject.org
https://lists.yoctoproject.org/listinfo/meta-xilinx


Re: [meta-xilinx] Loading FPGA firmware broken in 2018.3

2019-03-20 Thread Manjukumar Harthikote Matha
Hi Mike,



We tested by loading  both the vivado generated and bootgen generated 
bitstreams using 2018.3 and it worked fine, we are able to see Done and leds 
glowing as per our design.

Is it a custom board or zcu102?



Do you need this patch on thud?

https://github.com/Xilinx/meta-xilinx/commit/2c98fa11ccf33b6d9a550bebf50d2a2a876f9afb



Thanks,

Manju





> -Original Message-

> From: meta-xilinx-boun...@yoctoproject.org [mailto:meta-xilinx-

> boun...@yoctoproject.org] On Behalf Of Mike Looijmans

> Sent: Wednesday, March 13, 2019 6:10 AM

> To: meta-xil...@lists.yoctoproject.org

> Subject: [meta-xilinx] Loading FPGA firmware broken in 2018.3

>

> With the 2018.1 version of u-boot, atf and pmu this worked okay.

>

> With the "thud" release and 2018.3, loading the FPGA no longer works:

>

> ZynqMP> load mmc $sdbootdev:2 0x10 /lib/firmware/fpga.bin

> 19311092 bytes read in 1900 ms (9.7 MiB/s)

> ZynqMP> fpga load 0 0x10 $filesize

> ZynqMP> md 0x10

> 0010:    

> 00100010:    

> 00100020:    

> 00100030:    

> 00100040: 00bb 11220044  D.".

> 00100050: aa995566 2000 2000 30022001fU. ... . .0

> 00100060:  30020001  30008001...0...0

> 00100070:  2000 30008001 0007... ...0

> 00100080: 2000 2000 30002001 ... ... . .0

> 00100090: 30026001  30012001 38003fe5.`.0. .0.?.8

> 001000a0: 3001c001 0040 30018001 04a5a093
> ...0..@0<mailto:...0..@0>

> 001000b0: 30008001 0009 2000 3000c001...0... ...0

> 001000c0: 0001 3000a001 0101 3000c001...0...0

> 001000d0:  30030001  2000...0...

> 001000e0: 2000 2000 2000 2000... ... ... ...

> 001000f0: 2000 2000 2000 30002001... ... ... . .0

> ZynqMP>

>

>

> No error is displayed, but the FPGA remains unprogrammed (as indicated by the

> PROG_DONE pin).

>

> Reverting to previous sumo version makes it work again.

> --

> ___

> meta-xilinx mailing list

> meta-xilinx@yoctoproject.org<mailto:meta-xilinx@yoctoproject.org>

> https://lists.yoctoproject.org/listinfo/meta-xilinx
-- 
___
meta-xilinx mailing list
meta-xilinx@yoctoproject.org
https://lists.yoctoproject.org/listinfo/meta-xilinx