Need Senior/Lead FPGA Design and ASIC Engineer - Lake Forest Orange County, CA - 6 months

2009-03-24 Thread Venkat
*Please send profiles to mven...@e-zencomp.com *





Hi,

Please go through the requirement and send your available consultants
updated profiles with contact details and rate per hour ASAP.



 **

*SENIOR/LEAD FPGA DESIGN AND ASIC ENGINEER*
Location: Lake Forest Orange County, CA

Duration: 6 months



· This individual would be responsible for high speed pipelined
FPGA/ASIC (RTL) design.

· The position involves direct FPGA design work at RED as well as
coordination/help managing outside contractors designing an ASIC for RED.

· Candidate must be fluent in VHDL, Verilog and CAD/simulation tools
and have prior experience leading a technical group.

· System hardware debug and design experience is required.

· Real-time video design experience would be a plus but is not
absolutely required.




-- 
Regards,

Venkat
Technical Recruiter
609 945 1186
mven...@e-zencomp.com
Ezen Computer Services Inc.

--~--~-~--~~~---~--~~
You received this message because you are subscribed to the Google Groups "Open 
Source Erp & Crm" group.
To post to this group, send email to open-source-erp-crm@googlegroups.com
To unsubscribe from this group, send email to 
open-source-erp-crm+unsubscr...@googlegroups.com
For more options, visit this group at 
http://groups.google.com/group/open-source-erp-crm
-~--~~~~--~~--~--~---



Need SENIOR/LEAD FPGA DESIGN AND ASIC ENGINEER - Lake Forest Orange County, CA - 6 months

2009-03-23 Thread Venkat
*Please send profiles to mven...@e-zencomp.com *



Hi,

Please go through the requirement and send your available consultants
updated profiles with contact details and rate per hour ASAP.



 **

*SENIOR/LEAD FPGA DESIGN AND ASIC ENGINEER*
Location: Lake Forest Orange County, CA

Duration: 6 months



*Skills Required *

· This individual would be responsible for high speed pipelined
FPGA/ASIC (RTL) design.

· The position involves direct FPGA design work at RED as well as
coordination/help managing outside contractors designing an ASIC for RED.

· Candidate must be fluent in VHDL, Verilog and CAD/simulation tools
and have prior experience leading a technical group.

· System hardware debug and design experience is required.

· Real-time video design experience would be a plus but is not
absolutely required.




-- 
Regards,

Venkat
Technical Recruiter
609 945 1186
mven...@e-zencomp.com
Ezen Computer Services Inc.

--~--~-~--~~~---~--~~
You received this message because you are subscribed to the Google Groups "Open 
Source Erp & Crm" group.
To post to this group, send email to open-source-erp-crm@googlegroups.com
To unsubscribe from this group, send email to 
open-source-erp-crm+unsubscr...@googlegroups.com
For more options, visit this group at 
http://groups.google.com/group/open-source-erp-crm
-~--~~~~--~~--~--~---