Re: [OpenWrt-Devel] [PATCH] ath79: add support for Enterasys WS-AP3705i

2020-05-20 Thread David Bauer
Hello Adrian,

On 5/20/20 3:41 PM, m...@adrianschmutzler.de wrote:
> Hi David,
> 
>> +label-mac-device = 
> 
> this only works if you set mtd-mac-address in DTS.
> 
> In your case, you need to add
> 
> label_mac=$(mtd_get_mac_ascii u-boot-env0 ethaddr)
> 
> to the mac address section of 02_network.
> 
> Despite, is there a need for the DT labels flash0, flash1 and ath9k? If no, 
> I'd drop them.

The first two are used for the mtd-concat hack and the PCIe card provides GPIO 
controller functionality.

Best wishes
David

> 
> Best
> 
> Adrian
> 

___
openwrt-devel mailing list
openwrt-devel@lists.openwrt.org
https://lists.openwrt.org/mailman/listinfo/openwrt-devel


Re: [OpenWrt-Devel] [PATCH] ath79: add support for Enterasys WS-AP3705i

2020-05-20 Thread mail
Hi David,

> + label-mac-device = 

this only works if you set mtd-mac-address in DTS.

In your case, you need to add

label_mac=$(mtd_get_mac_ascii u-boot-env0 ethaddr)

to the mac address section of 02_network.

Despite, is there a need for the DT labels flash0, flash1 and ath9k? If no, I'd 
drop them.

Best

Adrian


openpgp-digital-signature.asc
Description: PGP signature
___
openwrt-devel mailing list
openwrt-devel@lists.openwrt.org
https://lists.openwrt.org/mailman/listinfo/openwrt-devel


[OpenWrt-Devel] [PATCH] ath79: add support for Enterasys WS-AP3705i

2020-05-19 Thread David Bauer
Hardware

SoC:Atheros AR9344
RAM:128M DDR2
FLASH:  2x Macronix MX25L12845EM
2x 16MiB SPI-NOR
WLAN2:  Atheros AR9344 2x2 2T2R
WLAN5:  Atheros AR9580 2x2 2T2R
SERIAL: Cisco-RJ45 on the back (115200 8n1)

Installation


The U-Boot CLI is password protected (using the same credentials as the
OS). Default is admin/new2day.

1. Download the OpenWrt initramfs-image. Place it into a TFTP server
   root directory and rename it to 1401A8C0.img. Configure the TFTP
   server to listen at 192.168.1.66/24.

2. Connect the TFTP server to the access point.

3. Connect to the serial console of the access point. Attach power and
   interrupt the boot procedure when prompted (bootdelay is 1 second).

4. Configure the U-Boot environment for booting OpenWrt from Ram and
   flash:

   $ setenv boot_openwrt 'setenv bootargs; bootm 0xbf23'
   $ setenv ramboot_openwrt 'setenv serverip 192.168.1.66;
 tftpboot 0x8500; bootm'
   $ setenv bootcmd 'run boot_openwrt'
   $ saveenv

5. Load OpenWrt into memory:

   $ run ramboot_openwrt

   Wait for the image to boot.

6. Transfer the OpenWrt sysupgrade image to the device. Write the image
   to flash using sysupgrade:

   $ sysupgrade -n /path/to/openwrt-sysuograde.bin

Signed-off-by: David Bauer 
---
 .../ath79/dts/ar9344_enterasys_ws-ap3705i.dts | 236 ++
 .../generic/base-files/etc/board.d/01_leds|   3 +-
 .../generic/base-files/etc/board.d/02_network |   1 +
 .../etc/hotplug.d/firmware/10-ath9k-eeprom|   8 +
 .../base-files/lib/preinit/10_fix_eth_mac.sh  |   3 +
 target/linux/ath79/image/generic.mk   |   8 +
 6 files changed, 258 insertions(+), 1 deletion(-)
 create mode 100644 target/linux/ath79/dts/ar9344_enterasys_ws-ap3705i.dts

diff --git a/target/linux/ath79/dts/ar9344_enterasys_ws-ap3705i.dts 
b/target/linux/ath79/dts/ar9344_enterasys_ws-ap3705i.dts
new file mode 100644
index 00..cee65ada39
--- /dev/null
+++ b/target/linux/ath79/dts/ar9344_enterasys_ws-ap3705i.dts
@@ -0,0 +1,236 @@
+// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
+/dts-v1/;
+
+#include 
+#include 
+
+#include "ar9344.dtsi"
+
+/ {
+   compatible = "enterasys,ws-ap3705i", "qca,ar9344";
+   model = "Enterasys WS-AP3705i";
+
+   chosen {
+   bootargs = "console=ttyS0,115200n8";
+   };
+
+   aliases {
+   led-boot = _power_green;
+   led-failsafe = _power_red;
+   led-running = _power_green;
+   led-upgrade = _power_red;
+   label-mac-device = 
+   };
+
+   mtd-concat {
+   compatible = "mtd-concat";
+   devices = < >;
+
+   partitions {
+   compatible = "fixed-partitions";
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   partition@0 {
+   compatible = "denx,uimage";
+   label = "firmware";
+   reg = <0x0 0x1dd>;
+   };
+   };
+   };
+
+   leds {
+   compatible = "gpio-leds";
+
+   pinctrl-names = "default";
+   pinctrl-0 = <_gpio_11 _gpio_16>;
+
+   led_power_green: power_green {
+   label = "ws-ap3705i:green:power";
+   gpios = < 13 GPIO_ACTIVE_LOW>;
+   };
+
+   led_power_red: power_red {
+   label = "ws-ap3705i:red:power";
+   gpios = < 16 GPIO_ACTIVE_LOW>;
+   };
+
+   lan_blue {
+   label = "ws-ap3705i:blue:lan";
+   gpios = < 19 GPIO_ACTIVE_HIGH>;
+   };
+
+   lan_green {
+   label = "ws-ap3705i:green:lan";
+   gpios = < 20 GPIO_ACTIVE_HIGH>;
+   };
+
+   radio2 {
+   label = "ws-ap3705i:green:radio2";
+   gpios = < 11 GPIO_ACTIVE_LOW>;
+   linux,default-trigger = "phy0tpt";
+   };
+   };
+
+   ath9k-leds {
+   compatible = "gpio-leds";
+
+   radio1 {
+   label = "ws-ap3705i:green:radio1";
+   gpios = < 0 GPIO_ACTIVE_LOW>;
+   linux,default-trigger = "phy1tpt";
+   };
+   };
+
+   keys {
+   compatible = "gpio-keys";
+
+   reset {
+   label = "Reset button";
+   linux,code = ;
+   gpios = < 17 GPIO_ACTIVE_LOW>;
+   };
+   };
+};
+
+ {
+   clock-frequency = <4000>;
+};
+
+ {
+   status = "okay";
+};
+
+ {
+   enable_gpio_16: pinmux_enable_gpio_16 {
+   pinctrl-single,bits = <0x10 0x0 0x00ff>;
+   };
+
+   enable_gpio_11: pinmux_enable_gpio_11 {
+