[PEDA] PCB 2.8 Question

2003-03-20 Thread Robert Ritchey
Hi,
I am still using my old PCB 2.8 systems with my Client 3.2 for some projects.
I like the speed compared to 99SE.  Anyway, I have come up with a strange
problem and would appreciate any help tracking it down.  I have found that PCB
is messing up my ground net.  Also, when I go to exit, I always get a bomb 
box.
This is the only PCB file this happens with.  If load a fresh netlist it 
will not do this.
If I auto-route the round net I get this weird behavior.  I have looked at 
the netlist
after the auto-route and found a severely trimmed ground net.  I have 
checked the
schematic over and over.  I get no DRC errors.  I tried removing everything 
but
the components on a test file and I get the same results.  I have seen 
something
like this when I short two nets accidentally but I cannot find it this 
time.  Any
ideas on how to track this down?
Thanks,

-Bob

Robert Ritchey
Quest Engineering & Development
1328 East Cottonwood Lane
Phoenix, AZ  85048-4765
Tel: (480) 460-2652
FAX: (480) 460-2653
E-Mail: [EMAIL PROTECTED]
E-Mail: [EMAIL PROTECTED]
E-Mail: [EMAIL PROTECTED]
E-Mail: [EMAIL PROTECTED]
WWW: www.QuestEngDev.com/
WWW: www.Smart-Fly.com/
 



* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *


Re: [PEDA] PCB 2.8 Question

2003-03-20 Thread Leo Potjewijd
Robert,

I had a similar problem with my old OrCad SDT (version 3.2): weird shorts 
between nets. It took both of our designers two days to detect the cause of 
this: hidden (power) pins on components.
Those pins were invisible but could still connect to other objects (and 
promptly did so).
Perhaps your design uses parts with hidden pins?

Take care,
Leo


* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *


[PEDA] P99SE toolbar wanderlust

2003-03-20 Thread ajenkins
Hi,
 
Anyone know how to stop the annoying behavior of Protel Schematic to
arbitrarily rearrange one's toolbars whenever one uses the part editor and
then moves back to the schematic editor?  I do not seem to be able to fix
the "wiring" toolbar to the left pane. Each and every time I use the library
editor (schematic), upon completing my edit and exitting the editor back to
the schematic design, I have to drag the toolbar back from the
nether-regions of the desktop and put it back where I intended it to go in
the first place...
 
While I'm at it, anyone ever have the nerve to hack Protel to change the
default behavior of the schematic library editor? I am sick and tired of
having to go the document settings to change the snap setting each time I
load the library editor. It's not like they're going to ever repair the
application, even though the problem has been publicly noted ever since P98
was initially released, and perhaps before...
 
Thanks in advance,

aj



* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *