> -----Original Message-----
> From: tech-server-...@lists.riscv.org <tech-server-...@lists.riscv.org> On
> Behalf Of Andrew Jones
> Sent: Monday, May 20, 2024 11:56 PM
> To: Wu, Fei2 <fei2...@intel.com>
> Cc: pbonz...@redhat.com; pal...@dabbelt.com; alistair.fran...@wdc.com;
> Meng, Bin <bin.m...@windriver.com>; liwei1...@gmail.com;
> dbarb...@ventanamicro.com; zhiwei_...@linux.alibaba.com; qemu-
> de...@nongnu.org; qemu-ri...@nongnu.org; Warkentin, Andrei
> <andrei.warken...@intel.com>; shaolin....@alibaba-inc.com;
> v...@rivosinc.com; suni...@ventanamicro.com; Xu, Haibo1
> <haibo1...@intel.com>; Chai, Evan <evan.c...@intel.com>; Wang, Yin
> <yin.w...@intel.com>; tech-server-platf...@lists.riscv.org; tech-server-
> s...@lists.riscv.org; ati...@rivosinc.com; co...@kernel.org;
> heinrich.schucha...@canonical.com; marcin.juszkiew...@linaro.org
> Subject: Re: [RISC-V][tech-server-soc] [RFC v2 2/2] hw/riscv: Add server 
> platform
> reference machine
> 
> On Tue, Mar 12, 2024 at 09:52:21PM GMT, Fei Wu wrote:
> > The RISC-V Server Platform specification[1] defines a standardized set
> > of hardware and software capabilities, that portable system software,
> > such as OS and hypervisors can rely on being present in a RISC-V
> > server platform.
> >
> > A corresponding Qemu RISC-V server platform reference (rvsp-ref for
> > short) machine type is added to provide a environment for firmware/OS
> > development and testing. The main features included in rvsp-ref are:
> >
> >  - Based on riscv virt machine type
> >  - A new memory map as close as virt machine as possible
> >  - A new virt CPU type rvsp-ref-cpu for server platform compliance
> >  - AIA
> >  - PCIe AHCI
> >  - PCIe NIC
> 
> We should rebase on the IOMMU series [1] and add an IOMMU to the platform,
> as it's required by the Server Soc spec (which is required by the server 
> platform
> spec).
> 
> [1] https://lore.kernel.org/qemu-devel/20240307160319.675044-1-
> dbarb...@ventanamicro.com/
> 
 
Good point! Then we can also include the IOMMU driver in Linux for integration 
test.

> Thanks,
> drew
> 
> 
> -=-=-=-=-=-=-=-=-=-=-=-
> Links: You receive all messages sent to this group.
> View/Reply Online (#171): 
> https://lists.riscv.org/g/tech-server-soc/message/171
> Mute This Topic: https://lists.riscv.org/mt/104884663/7216082
> Group Owner: tech-server-soc+ow...@lists.riscv.org
> Unsubscribe: https://lists.riscv.org/g/tech-server-
> soc/leave/12613148/7216082/2077856617/xyzzy [haibo1...@intel.com]
> -=-=-=-=-=-=-=-=-=-=-=-
> 


Reply via email to