Re: [time-nuts] Interfacing a 8dBm sine output of an OCXO to adigitallogic standard

[Poul-Henning Kamp]

In message <[EMAIL PROTECTED]>, Brooke Clarke writes:
>Hi Stephan:
>
>The first hit on Google was:
>
>
>Its an IC oscillator used with an external crystal.  It has in internal 
>series of flip-flops so you can get lower frequencies.

I can recommend this site for data-sheets:

http://www.alldatasheet.co.kr/

They almost have too many...

-- 
Poul-Henning Kamp   | UNIX since Zilog Zeus 3.20
[EMAIL PROTECTED] | TCP/IP since RFC 956
FreeBSD committer   | BSD since 4.3-tahoe
Never attribute to malice what can adequately be explained by incompetence.

___
time-nuts mailing list
time-nuts@febo.com
https://www.febo.com/cgi-bin/mailman/listinfo/time-nuts

Re: [time-nuts] Interfacing a 8dBm sine output of an OCXO to adigitallogic standard

[Brooke Clarke]

Hi Stephan:

The first hit on Google was:


Its an IC oscillator used with an external crystal.  It has in internal 
series of flip-flops so you can get lower frequencies.


73,

Brooke Clarke, N6GCE

--
w/Java http://www.PRC68.com
w/o Java http://www.pacificsites.com/~brooke/PRC68COM.shtml
http://www.precisionclock.com



Stephan Sandenbergh wrote:


Many thanks for the ideas/feedback on my question regarding the
interfacing problem.

I have also approached the manufacturer and they recommended that I
could possibly use an IC manufactured by Toshiba, the TC3W03FU. Have
anyone used this IC before? How did it perform? I could only find the
datasheet for it but no application note to explain its
operation in further detail. 


All comments/advice are welcomed.

Regards,

Stephan Sandenbergh

 



___
time-nuts mailing list
time-nuts@febo.com
https://www.febo.com/cgi-bin/mailman/listinfo/time-nuts

RE: [time-nuts] Interfacing a 8dBm sine output of an OCXO to adigitallogic standard

[Richard \(Rick\) Karlquist \(N6RK\)]

>  I can imagine that the sine wave must be squared off 
> > using a fast comparator and then fed through to a logic 
> > driver. Are there any integrated IC's out there that does 
> > this? It would be rather sad to sustain substantial phase 
> > noise degradation due to a floating comparator threshold and 
> > limited slew rate.

> > 
> > Stephan Sandenbergh

A comparator IC is the worst possible circuit you could use.
Especially a fast one.  Fast comparators have higher analog
bandwidth, which means a greater noise bandwidth for the 
purpose of noise aliasing.  Also, the propagation delay of
comparators is very temperature and amplitude dependent
(ie AM to PM noise conversion).

The simplest circuit that is any good is to simply capacitively
couple the sine wave into the clock input of a 74ACXX series logic
gate.  Use 10K resistors to ground and +5V to DC bias the 
input to +2.5V.  Do NOT use 74HCXX logic for this.

We used the 74ACXX trick in the HP/Agilent/Symmetricom 5071A
cesium clock at 80 MHz, although it was not in a place that
needed extremely low phase noise.

The best circuits involve using bandlimited, low distortion,
low phase noise amplifiers to produce a large sine wave which
is then passively limited with diodes.

You can also get away with driving a differential pair with
a common current source for the emitters.

A classic paper on zero crossing detectors by JPL's John Dick
at the 1990 PTTI explains the theory behind all this.

Rick Karlquist N6RK

___
time-nuts mailing list
time-nuts@febo.com
https://www.febo.com/cgi-bin/mailman/listinfo/time-nuts