> -Original Message-
> From: Koenig, Christian
> Sent: 2019年8月9日 14:42
> To: Zhou1, Tao ; amd-gfx@lists.freedesktop.org;
> Deucher, Alexander ; Zhang, Hawking
>
> Subject: Re: [PATCH 1/2] drm/amdgpu: implement UMC 64 bits REG
> operations
>
> Am 09.08.19 um 06:27 schrieb Tao Zhou:
> >
implement 64 bits operations via 32 bits interface
v2: make use of lower_32_bits() and upper_32_bits() macros
Signed-off-by: Tao Zhou
---
drivers/gpu/drm/amd/amdgpu/amdgpu_umc.h | 9 +
drivers/gpu/drm/amd/amdgpu/umc_v6_1.c | 10 +-
2 files changed, 14 insertions(+), 5 deletio
atomic 64 bits REG operations are useless currently
Signed-off-by: Tao Zhou
---
drivers/gpu/drm/amd/amdgpu/amdgpu.h| 4 ---
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 33 --
2 files changed, 37 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu.h
b/drive
On 8/7/19 10:42 PM, Michael Ellerman wrote:
> Hi John,
>
> john.hubb...@gmail.com writes:
>> diff --git a/arch/powerpc/mm/book3s64/iommu_api.c
>> b/arch/powerpc/mm/book3s64/iommu_api.c
>> index b056cae3388b..e126193ba295 100644
>> --- a/arch/powerpc/mm/book3s64/iommu_api.c
>> +++ b/arch/powerpc/m
Reviewed-by: Christian König for the series.
Am 09.08.19 um 09:57 schrieb Tao Zhou:
> implement 64 bits operations via 32 bits interface
>
> v2: make use of lower_32_bits() and upper_32_bits() macros
>
> Signed-off-by: Tao Zhou
> ---
> drivers/gpu/drm/amd/amdgpu/amdgpu_umc.h | 9 +
>
On Fri, Aug 09, 2019 at 09:47:00AM +0200, Borislav Petkov wrote:
> Hi,
>
> On Fri, Aug 09, 2019 at 09:21:33AM +0200, Gerd Hoffmann wrote:
> > On Thu, Aug 08, 2019 at 07:45:42PM +0200, Borislav Petkov wrote:
> > > Hi,
> > >
> > > for some unfathomable to me reason, the commit in $Subject breaks
>
On Thu, Aug 08, 2019 at 04:09:04PM -0700, Kees Cook wrote:
> On Thu, Aug 08, 2019 at 03:33:00PM -0700, Andrew Morton wrote:
> > On Thu, 8 Aug 2019 14:12:19 -0700 Kees Cook wrote:
> >
> > > > The ones that are left are the mm ones: 4, 5, 6, 7 and 8.
> > > >
> > > > Andrew, could you take a look a
Am 08.08.19 um 21:33 schrieb Alex Deucher:
> On Thu, Aug 8, 2019 at 3:31 PM Guenter Roeck wrote:
>> On Wed, Aug 07, 2019 at 10:56:40AM +0800, Tao Zhou wrote:
>>> readq/writeq are not supported on all architectures
>>>
>>> Signed-off-by: Tao Zhou
>>> Reviewed-by: Alex Deucher
>> Regarding the cla
On Fri, Aug 09, 2019 at 10:00:17AM +0100, Catalin Marinas wrote:
> On Thu, Aug 08, 2019 at 04:09:04PM -0700, Kees Cook wrote:
> > On Thu, Aug 08, 2019 at 03:33:00PM -0700, Andrew Morton wrote:
> > > On Thu, 8 Aug 2019 14:12:19 -0700 Kees Cook wrote:
> > >
> > > > > The ones that are left are the
feature mask info is enough for rocm tool,
"cat /sys/class/drm/card0/device/ras/features" will get the
info like this:
feature mask: 0x3ffb
Signed-off-by: Tao Zhou
---
drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c | 19 +--
1 file changed, 1 insertion(+), 18 deletions(-)
diff --git a
Reviewed-by: Hawking Zhang
Regards,
Hawking
-Original Message-
From: amd-gfx On Behalf Of Tao Zhou
Sent: 2019年8月9日 17:51
To: amd-gfx@lists.freedesktop.org; Koenig, Christian
; Zhang, Hawking ; Freehill,
Chris ; Russell, Kent
Cc: Zhou1, Tao
Subject: [PATCH] drm/amdgpu: remove ras blo
Missed AMD_CG_SUPPORT_GFX_CP_LS accidently when commit patch before
drm/amdgpu: enable gfx clock gating for Arcturus
Change-Id: I9d70319dd07f7d642416cb260f9f5b3342b6f3f2
Signed-off-by: Le Ma
---
drivers/gpu/drm/amd/amdgpu/soc15.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gp
Add 2 mmhub instances CG
Change-Id: I76ab7a50cd9a40de3022f733787b42e4e5c4dbf5
Signed-off-by: Le Ma
---
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 12 +--
drivers/gpu/drm/amd/amdgpu/mmhub_v9_4.c | 126
drivers/gpu/drm/amd/amdgpu/mmhub_v9_4.h | 3 +
3 files chang
Init MC_MGCG/LS flag. Also apply to athub CG.
Change-Id: Ic00cb8e6d69eb75dd32f34f778352cee93063ee0
Signed-off-by: Le Ma
---
drivers/gpu/drm/amd/amdgpu/mmhub_v9_4.c | 1 -
drivers/gpu/drm/amd/amdgpu/soc15.c | 4 +++-
2 files changed, 3 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/
Follow patch below:
drm/amd/powerplay: re-define smu interface version for smu v11
Change-Id: Id78651209adc7a094f4c19ba965dcded37dd3ba7
Signed-off-by: Le Ma
---
drivers/gpu/drm/amd/powerplay/arcturus_ppt.c | 1 -
drivers/gpu/drm/amd/powerplay/inc/smu11_driver_if_arcturus.h |
Follow the hw spec, and no need to consider gfxoff on Arcturus
Change-Id: Ib9cad79b1b9c096014447fc0a7d29cdb594e15e3
Signed-off-by: Le Ma
---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 8 ++--
1 file changed, 6 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
b/
Reviewed-by: Kevin Wang
Best Regards,
Kevin
From: amd-gfx on behalf of Le Ma
Sent: Friday, August 9, 2019 7:27 PM
To: amd-gfx@lists.freedesktop.org
Cc: Ma, Le
Subject: [PATCH 1/1] drm/amdgpu/powerplay: update Arcturus smu version in new
place
Follow patch b
Reviewed-by: Kevin Wang
From: amd-gfx on behalf of Le Ma
Sent: Friday, August 9, 2019 7:26 PM
To: amd-gfx@lists.freedesktop.org
Cc: Ma, Le
Subject: [PATCH 3/4] drm/amdgpu: add mmhub clock gating for Arcturus
Add 2 mmhub instances CG
Change-Id: I76ab7a50cd9a4
Reviewed-by: Kevin Wang
From: amd-gfx on behalf of Le Ma
Sent: Friday, August 9, 2019 7:26 PM
To: amd-gfx@lists.freedesktop.org
Cc: Ma, Le
Subject: [PATCH 2/4] drm/amdgpu: increase CGCG gfx idle threshold for Arcturus
Follow the hw spec, and no need to consid
Reviewed-by: Kevin Wang
From: amd-gfx on behalf of Le Ma
Sent: Friday, August 9, 2019 7:26 PM
To: amd-gfx@lists.freedesktop.org
Cc: Ma, Le
Subject: [PATCH 1/4] drm/amdgpu: add GFX_CP_LS flag to Arcturus
Missed AMD_CG_SUPPORT_GFX_CP_LS accidently when commit p
Reviewed-by: Kevin Wang
From: amd-gfx on behalf of Le Ma
Sent: Friday, August 9, 2019 7:26 PM
To: amd-gfx@lists.freedesktop.org
Cc: Ma, Le
Subject: [PATCH 4/4] drm/amdgpu: enable mmhub clock gating for Arcturus
Init MC_MGCG/LS flag. Also apply to athub CG.
C
On 8/7/19 3:33 AM, john.hubb...@gmail.com wrote:
> From: John Hubbard
>
> For pages that were retained via get_user_pages*(), release those pages
> via the new put_user_page*() routines, instead of via put_page() or
> release_pages().
>
> This is part a tree-wide conversion, as described in com
Reviewed-by: Christian König
Am 09.08.19 um 12:28 schrieb Zhang, Hawking:
> Reviewed-by: Hawking Zhang
>
> Regards,
> Hawking
>
> -Original Message-
> From: amd-gfx On Behalf Of Tao Zhou
> Sent: 2019年8月9日 17:51
> To: amd-gfx@lists.freedesktop.org; Koenig, Christian
> ; Zhang, Hawking ;
Am 09.08.19 um 04:15 schrieb Zeng, Oak:
> Add definition of all supported mtypes. The RW mtype
> is recently introduced for arcturus. Also add definition
> of a flag to probe and possibly invalidate remote GPU
> cache, which will be used later in this series.
>
> Change-Id: I96fc9bb4b6b1e62bdc10b60
Am 09.08.19 um 04:15 schrieb Zeng, Oak:
> Some mapping flags are decided by memory mapping destination which is not
> know at memory object allocation time. So it is reasonable to decide memory
> mapping flags at mapping time, instead of alloc time. Record memory allocation
> flags during allocatio
Am 09.08.19 um 04:15 schrieb Zeng, Oak:
> Set snooped PTE flag according to mapping flag. Write request to a
> page with snooped bit set, will send out invalidate probe request
> to TCC of the remote GPU where the vram page resides.
>
> Change-Id: I799f68ec7a5a1abf32075f5ef31051641a0b3736
> Signed-
Regards,
Oak
-Original Message-
From: Koenig, Christian
Sent: Friday, August 9, 2019 8:29 AM
To: Zeng, Oak ; amd-gfx@lists.freedesktop.org
Cc: Kuehling, Felix ; Keely, Sean
Subject: Re: [PATCH 1/5] drm/amdgpu: Extends amdgpu vm definitions
Am 09.08.19 um 04:15 schrieb Zeng, Oak:
> Ad
This broke the CI pipeline:
https://gitlab.freedesktop.org/mesa/drm/pipelines/54903
Looks like the problem is that the autotools build doesn't properly
disable the amdgpu tests when the json-c library is missing. I suggest
the following:
1. Add a HAVE_JSONC guard in tests/Makefile.am
2. Add libj
Regards,
Oak
-Original Message-
From: Koenig, Christian
Sent: Friday, August 9, 2019 8:31 AM
To: Zeng, Oak ; amd-gfx@lists.freedesktop.org
Cc: Kuehling, Felix ; Keely, Sean
Subject: Re: [PATCH 3/5] drm/amdkfd: Postpone memory mapping flags calculation
to mapping time
Am 09.08.19 um
Regards,
Oak
-Original Message-
From: Koenig, Christian
Sent: Friday, August 9, 2019 8:31 AM
To: Zeng, Oak ; amd-gfx@lists.freedesktop.org
Cc: Kuehling, Felix ; Keely, Sean
Subject: Re: [PATCH 4/5] drm/amdgpu: Support snooped PTE flag
Am 09.08.19 um 04:15 schrieb Zeng, Oak:
> Set sno
Am 09.08.19 um 16:24 schrieb Zeng, Oak:
>
> Regards,
> Oak
>
> -Original Message-
> From: Koenig, Christian
> Sent: Friday, August 9, 2019 8:31 AM
> To: Zeng, Oak ; amd-gfx@lists.freedesktop.org
> Cc: Kuehling, Felix ; Keely, Sean
> Subject: Re: [PATCH 4/5] drm/amdgpu: Support snooped PTE
Am 09.08.19 um 16:21 schrieb Zeng, Oak:
Regards,
Oak
-Original Message-
From: Koenig, Christian
Sent: Friday, August 9, 2019 8:31 AM
To: Zeng, Oak ; amd-gfx@lists.freedesktop.org
Cc: Kuehling, Felix ; Keely, Sean
Subject: Re: [PATCH 3/5] drm/amdkfd: Postpone memory mapping flags calcu
On Thu 08-08-19 16:25:04, Weiny, Ira wrote:
> > I thought I'd caught things early enough to get away with the
> > rename and deletion of that. You could either:
> >
> > a) open code an implementation of vaddr_put_pages_dirty_lock() that
> > doesn't call any of the *put_user_pages_dirty*() variants
On Wed 07-08-19 19:36:37, Ira Weiny wrote:
> On Wed, Aug 07, 2019 at 10:46:49AM +0200, Michal Hocko wrote:
> > > So I think your debug option and my suggested renaming serve a bit
> > > different purposes (and thus both make sense). If you do the renaming, you
> > > can just grep to see unconverted
On Fri, Aug 09, 2019 at 10:54:41AM +0200, Gerd Hoffmann wrote:
> A bit later:
>
>[8.198138] radeon :00:01.0: Direct firmware load for
> radeon/PALM_pfp.bin failed with error -2
>[8.198351] r600_cp: Failed to load firmware "radeon/PALM_pfp.bin"
>[8.198512] [drm:evergree
John Hubbard writes:
> On 8/7/19 10:42 PM, Michael Ellerman wrote:
>> Hi John,
>>
>> john.hubb...@gmail.com writes:
>>> diff --git a/arch/powerpc/mm/book3s64/iommu_api.c
>>> b/arch/powerpc/mm/book3s64/iommu_api.c
>>> index b056cae3388b..e126193ba295 100644
>>> --- a/arch/powerpc/mm/book3s64/iomm
From: Huang Rui
Enable ip blocks for renoir.
Signed-off-by: Huang Rui
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/soc15.c | 7 +++
1 file changed, 7 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/soc15.c
b/drivers/gpu/drm/amd/amdgpu/soc1
From: Huang Rui
Add Renoir PCI id support.
Signed-off-by: Huang Rui
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
b/drivers/gpu/drm/amd/amdgpu/
From: Aaron Liu
add gfx_v9_0_rlc_funcs for renoir
Signed-off-by: Aaron Liu
Reviewed-by: Huang Rui
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
b/driv
From: Huang Rui
Add gfx memory controller support for renoir.
Signed-off-by: Huang Rui
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 7 +++
1 file changed, 7 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
b/drivers/
From: Leo Liu
By adding new Renoir VCN firmware
Signed-off-by: Leo Liu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c | 8
1 file changed, 8 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
b/drivers/gpu/drm/amd/
This patch set provides initial support for a new APU,
renoir.
Aaron Liu (9):
drm/amdgpu: fix no interrupt issue for renoir emu
drm/amdgpu: enable dce virtual ip module for Renoir
drm/amdgpu: add asic funcs for renoir
drm/amdgpu: set rlc funcs for renoir
drm/amdgpu: add psp_v12_0 for ren
From: Huang Rui
This patch adds renoir support for gpu_info firmware and ip block setting.
Signed-off-by: Huang Rui
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 8 +++-
1 file changed, 7 insertions(+), 1 deletion(-)
diff --git a
From: Aaron Liu
1. Add psp ip block
2. Use direct loading type by default and it can also config psp
loading type.
3. Bypass sos fw loading and xgmi&ras interface
v2: drop TA loading
Signed-off-by: Aaron Liu
Reviewed-by: Huang Rui
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgp
From: Huang Rui
This patch sets fw load type as direct for renoir for the moment.
Will switch to psp when psp is ready.
Signed-off-by: Huang Rui
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.c | 1 +
1 file changed, 1 insertion(+)
diff --
From: Aaron Liu
enable gfx_v9_0_init_lbpw for renoir
Signed-off-by: Aaron Liu
Reviewed-by: Huang Rui
Reviewed-by: Evan Quan
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
b/driv
From: Aaron Liu
enable gfx power gating for renoir
Signed-off-by: Aaron Liu
Reviewed-by: Huang Rui
Reviewed-by: Evan Quan
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
b/driver
The current code won't likely work on production hw when
it ships so leave it as experimental until it's ready.
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
b/d
From: Huang Rui
This patch adds gfx golden settings for renoir real asic.
v2: update settings (Alex)
Signed-off-by: Huang Rui
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 26 ++
1 file changed, 26 insertions(+)
di
From: Aaron Liu
Signed-off-by: Aaron Liu
Reviewed-by: Huang Rui
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/dce_virtual.c | 1 +
drivers/gpu/drm/amd/amdgpu/soc15.c | 2 ++
2 files changed, 3 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/dce_virtual.c
b/drivers/g
From: Leo Liu
Thus enable VCN2.0 for Renoir
Signed-off-by: Leo Liu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/soc15.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/soc15.c
b/drivers/gpu/drm/amd/amdgpu/soc15.c
index
From: Aaron Liu
enable gfx&common clock gating for renoir
Signed-off-by: Aaron Liu
Reviewed-by: Huang Rui
Reviewed-by: Evan Quan
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 1 +
drivers/gpu/drm/amd/amdgpu/soc15.c| 1 +
2 files changed, 2 insertions(+)
diff -
From: Huang Rui
Add renoir checks to appropriate places.
Signed-off-by: Huang Rui
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 6 +-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
From: Aaron Liu
add asic funcs for renoir, init soc15_asic_funcs
Signed-off-by: Aaron Liu
Reviewed-by: Huang Rui
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/soc15.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/soc15.
From: Huang Rui
This patch adds common ip support for renoir.
Signed-off-by: Huang Rui
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/soc15.c | 6 ++
1 file changed, 6 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/soc15.c
b/drivers/gpu/drm
From: Huang Rui
Add Renoir checks to gfx9 code.
Signed-off-by: Huang Rui
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 26 --
1 file changed, 24 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu
From: Huang Rui
This patch adds renoir to amd_asic_type enum and amdgpu_asic_name[].
Signed-off-by: Huang Rui
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 1 +
include/drm/amd_asic_type.h| 1 +
2 files changed, 2 inse
From: Huang Rui
This patch adds sdma golden settings for renoir asic.
Signed-off-by: Huang Rui
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 17 +
1 file changed, 17 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
b/drivers/gpu/dr
From: Aaron Liu
In renoir's ih model, there's a change in mmIH_CHICKEN
register, that limits IH to use physical address directly.
Those chicken bits need to be programmed first.
Signed-off-by: Aaron Liu
Reviewed-by: Huang Rui
Reviewed-by: Hawking Zhang
Acked-by: Alex Deucher
Signed-off-by: A
From: Leo Liu
Add VCN range aperture to NBIO 7.0
v2: rebase (Alex)
Signed-off-by: Leo Liu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/nbio_v7_0.c | 21
drivers/gpu/drm/amd/amdgpu/vega10_reg_init.c | 4
2 files changed
From: Huang Rui
PSP has issue for renoir, that will cause VCN fw failed to be loaded. So use
direct loading for the moment till the issue is addressed.
Signed-off-by: Huang Rui
Reviewed-by: Aaron Liu
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c | 9 ++---
drive
From: Huang Rui
Renoir need not load mec2 jump table with psp.
Signed-off-by: Huang Rui
Reviewed-by: Aaron Liu
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c | 4
1 file changed, 4 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c
b/drivers/gp
From: Aaron Liu
By default, set amdgpu ucode type to AMDGPU_FW_LOAD_PSP.
Signed-off-by: Aaron Liu
Reviewed-by: Huang Rui
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.c | 6 +-
1 file changed, 1 insertion(+), 5 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdg
This should be 'amdgpu_dm', not 'amdpgu_dm'
Signed-off-by: Christophe JAILLET
---
drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
b/drivers/gpu/drm/amd/display/amdgpu_dm/a
On Tue, Jul 23, 2019 at 07:58:41PM +0200, Andrey Konovalov wrote:
> This patch is a part of a series that extends kernel ABI to allow to pass
> tagged user pointers (with the top byte set to something else other than
> 0x00) as syscall arguments.
>
> This patch allows tagged pointers to be passed
On Tue, Jul 23, 2019 at 07:58:39PM +0200, Andrey Konovalov wrote:
> From: Catalin Marinas
>
> It is not desirable to relax the ABI to allow tagged user addresses into
> the kernel indiscriminately. This patch introduces a prctl() interface
> for enabling or disabling the tagged ABI with a global
Hi Dave, Daniel,
Same request as earlier, but with the readq/writeq stuff resolved and 5.3-rc3
backmerged. diffstat trimmed for size.
The following changes since commit 41a5a2a8531f95d18bb4efddea581ccb469e8ee5:
drm/amd/display: init res_pool dccg_ref, dchub_ref with xtalin_freq
(2019-07-18 1
It's large and doesn't need contiguous memory. Fixes
allocation failures in some cases.
v2: kvfree the memory.
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/display/dc/core/dc.c | 11 ++-
1 file changed, 6 insertions(+), 5 deletions(-)
diff --git a/drivers/gpu/drm/amd/display/dc
Reviewed-by: Andrey Grodzovsky
Andrey
On 8/9/19 2:59 PM, Alex Deucher wrote:
> It's large and doesn't need contiguous memory. Fixes
> allocation failures in some cases.
>
> v2: kvfree the memory.
>
> Signed-off-by: Alex Deucher
> ---
> drivers/gpu/drm/amd/display/dc/core/dc.c | 11 ++
This should be 'dce_audio_mask', not 'dce_aduio_mask'.
Signed-off-by: Christophe JAILLET
---
drivers/gpu/drm/amd/display/dc/dce/dce_audio.c | 2 +-
drivers/gpu/drm/amd/display/dc/dce/dce_audio.h | 6 +++---
drivers/gpu/drm/amd/display/dc/dce100/dce100_resource.c | 2 +-
drivers
From: Vitaly Prosyak
[Why & How]
Support degamma ROM and RAM based on hardware capabilities.
Some refactoring into color module
Signed-off-by: Vitaly Prosyak
Reviewed-by: Gary Kattan
Reviewed-by: Nevenko Stupar
Acked-by: Leo Li
Acked-by: Vitaly Prosyak
---
drivers/gpu/drm/amd/display/dc/dc
From: Bayan Zabihiyan
[Why]
The math on deciding on how many
"frames to insert" sometimes sent us over the max refresh rate.
Also integer overflow can occur if we have high refresh rates.
[How]
Instead of clipping the frame duration such that it doesn’t go below the min,
just remove a frame fro
From: Yongqiang Sun
Add to clk_mgr_internal struct, for future use.
Signed-off-by: Yongqiang Sun
Reviewed-by: Yongqiang Sun
Acked-by: Leo Li
---
drivers/gpu/drm/amd/display/dc/inc/hw/clk_mgr_internal.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/gpu/drm/amd/display/dc/inc/h
From: Yongqiang Sun
For use by future ASICs
(cherry picked from commit 08a026f1ae782884b18dfa108de019a5a985e92a)
Signed-off-by: Sung Lee
Signed-off-by: Yongqiang Sun
Reviewed-by: Yongqiang Sun
Acked-by: Leo Li
---
.../gpu/drm/amd/display/dc/dce/dce_hwseq.h| 25 +++
1 fil
From: Jun Lei
[why]
DC does not correct account for the fact that DPP DTO is double buffered while
DPP ref is not.
This means that when DPP ref clock is lowered when it's "safe to lower", the
DPP blocks that need
an increased divider will temporarily have actual DPP clock drop below minimum
wh
From: Julian Parkin
Add DCN20 common register list that contains registers shared
between DCN20 generations.
Signed-off-by: Julian Parkin
Reviewed-by: Charlene Liu
Acked-by: Aric Cyr
Acked-by: Leo Li
---
drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.h | 9 ++---
1 file changed, 6 in
From: Dmytro Laktyushkin
Currently every time DC wants to access firmware info we make a call
into VBIOS. This makes no sense as there is nothing that can change
runtime inside fw info and can cause issues when calling unstable
bios during bringup.
This change eliminate this behavior by only cal
From: Jun Lei
[why]
When planes are enabled, they must be enabled using VSYNC update (not
immediate).
However, before the VUPDATE occurs, DM may call with an "immediate" flip which
is address
only. This operation would normally be okay, but if the locking for immediate
flip happens
to occur b
From: Aric Cyr
Signed-off-by: Aric Cyr
Acked-by: Leo Li
---
drivers/gpu/drm/amd/display/dc/dc.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/display/dc/dc.h
b/drivers/gpu/drm/amd/display/dc/dc.h
index 1866fa71a764..9824f5589a0b 100644
--- a/drivers/g
From: Su Sung Chung
[why]
if dynamic allocation fails during gpio_open, it will cause crash due to
page fault.
[how]
handle allocation when gpio object gets created and prevent from calling
gpio_open if allocation failed
Signed-off-by: Su Sung Chung
Reviewed-by: Jun Lei
Acked-by: Leo Li
---
From: Jaehyun Chung
[Why] Auto Overclock Memory fails for some systems that don't support
p-state.
[How] Implement the workaround, and it's corresponding enable flag.
Signed-off-by: Jaehyun Chung
Reviewed-by: Alvin Lee
Acked-by: Leo Li
---
drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_
From: Vitaly Prosyak
[Why & How]
Support hlg OETF and EOTF based on BT.2100-2
Follow up is required.
Signed-off-by: Vitaly Prosyak
Reviewed-by: Krunoslav Kovac
Acked-by: Leo Li
Acked-by: Vitaly Prosyak
---
.../amd/display/modules/color/color_gamma.c | 102 +++---
1 file change
From: Wenjing Liu
[why]
drr is still enabled after driver is unloaded causing black screen
[how]
disable drr during pipe reset.
Signed-off-by: Wenjing Liu
Reviewed-by: Jun Lei
Acked-by: Leo Li
---
drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c | 3 +++
drivers/gpu/drm/amd/display
From: David Galiffi
[WHY]
We require a method to perform synchronous link training.
[HOW]
Sync LT is broken into 3 basic steps.
"Begin" starts the state machine, and resets "preferred" link settings.
"Attempt" will attempt to train the link with a given set of training
parameters.
"End" stops th
From: Martin Leung
[Why]
For seamless boot the init_hw sequence must be split into
actual hardware vs pipes, in order to defer pipe initialization to set mode
and skip of pipe-destructive sequences
[How]
made dcn10_init_hw and dcn10_init_pipes generic for future dcns to inherit
deleted dcn20 spe
From: Lewis Huang
[Why]
The vm config will be clear to 0 when system enter S4. It will
cause hubbub didn't know how to fetch data when system resume.
The flip always pending because earliest_inuse_address and
request_address are different.
[How]
Reprogram VM config when system resume
Signed-off
From: Nikola Cornij
[why]
At the time DIG FE is connected to its BE, the clocks in OTG are enabled and
PHY will also be set up. When DSC has to be used to fit the stream into the
available bandwidth, without DSC being set DIG could get exposed to the
higer bandwidth it (or link) could handle. Thi
From: Ilya Bakoulin
The type was changed previously to better reflect possible register
values.
Signed-off-by: Ilya Bakoulin
Reviewed-by: Dmytro Laktyushkin
Acked-by: Leo Li
---
drivers/gpu/drm/amd/display/dc/dml/display_mode_vba.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff
From: Martin Leung
[Why]
Seamless boot (building SW state inheriting BIOS-initialized timing) was
enabled on DCN2, including fixes
[How]
Includes fixes for MPC, DPPCLK, and DIG FE mapping/OTG source select/
Pixel clock.
This is part 2 of 2 for seamless boot NV10
Signed-off-by: Martin Leung
Re
From: Wenjing Liu
[why]
hdmi data scramble and tmds rate is not reset during pipe reset.
[how]
reset hdmi tmds rate and data scramble on pipe reset
Signed-off-by: Wenjing Liu
Reviewed-by: Chris Park
Acked-by: Leo Li
---
.../amd/display/dc/dce/dce_stream_encoder.c | 19 +++
From: Leo Li
Summary of change:
* Fix potential black-screen after mode change on DCN20
* Fix igt@kms_vrr for DCN20
* Link training optimizations
* Fix NV12 SOC bounding box loading from firmware
Anthony Koo (3):
drm/amd/display: fix issue where 252-255 values are clipped
drm/amd/display: 3.
From: Jun Lei
[why]
Previous "less risky" implemenation of 3 tiered fallback is no longer necessary
since
DMLv2 has gone through proper validation. v2 can now be used as the default
and 1
level of fallback can be removed
[how]
remove previous workaround implemenation
Signed-off-by: Jun Lei
From: Martin Leung
[Why]
underflow seen on certain monitor setups caused by making dcnxx_init_hw
generic
[How]
by moving dcn20_init_hw into dcn10, we added a dcn-specific clk_mgr
init (dc->clk_mgr->funcs->init_clocks()). Thus, put old clk_mgr
memset in an else statement so both memsets don't get
From: Ilya Bakoulin
[Why]
- Need to change interface function signature / add an enum
to reflect the available register field values
[How]
- Add a new enum and modify existing functions to use it instead
of bool
Signed-off-by: Ilya Bakoulin
Reviewed-by: Charlene Liu
Acked-by: Leo Li
---
From: Jun Lei
[why]
Resource mapping done in dcn20_validate_bandwidth has a flaw: When a full
update is performed, the HWSS will only update the MPCC tree for the stream
that is updated as opposed to all streams. This means that when mapping pipes
in validation, care must be taken to not change
From: Ilya Bakoulin
[Why]
Need to add DML struct members that were omitted in previous
DML implemenations.
[How]
- Add missing enum values
- Add missing struct members
- Set new input values in the fetch functions
Signed-off-by: Ilya Bakoulin
Reviewed-by: Charlene Liu
Acked-by: Leo Li
---
.
From: Julian Parkin
[Why]
There are currently two interfaces for exactly the same thing:
hupb_update_dchub in hupb and update_dchub in hubbub. The hubbub
version is currently unused past dcn10, largely because the call
from the dcn10 hardware sequencer does not call through the
interface, so the
From: Nikola Cornij
[why]
If DSC is available, a higher picture quality is achieved by using
DSC with 4:4:4 format. Using 4:2:2 instead does not offer any benefit
and would only introduce loss of quality. Removing it reduces
maintenance and testing effort.
Signed-off-by: Nikola Cornij
Reviewed-
From: Nikola Cornij
[why] Minimum slice height is recommended by VESA DSC Spreadsheet user guide
Signed-off-by: Nikola Cornij
Reviewed-by: Jun Lei
Acked-by: Leo Li
---
drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c | 71 ++---
1 file changed, 32 insertions(+), 39 deletions(-)
d
From: Aric Cyr
Signed-off-by: Aric Cyr
Acked-by: Leo Li
---
drivers/gpu/drm/amd/display/dc/dc.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/display/dc/dc.h
b/drivers/gpu/drm/amd/display/dc/dc.h
index 2d3caa91d826..5e53a9eabb34 100644
--- a/drivers/g
1 - 100 of 120 matches
Mail list logo