- Update defconfig for PCI_P2PDMA
- Update defconfig for DMABUF_MOVE_NOTIFY
- Update defconfig for HSA_AMD_P2P
---
Notes:
Following procedure was applied:
make rock-dbg_defconfig
make menuconfig
Enable PCI_P2PDMA
Enable DMABUF_MOVE_NOTIFY
Use the former pad element to store the IP versions from the
IP discovery table. This allows userspace to get the IP
version from the kernel to better align with hardware IP
versions.
Proposed mesa patch:
So userspace knows when it is available.
Proposed mesa patch:
https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/17411/diffs?commit_id=c8a63590dfd0d64e6e6a634dcfed993f135dd075
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c | 5 +++--
1 file changed, 3
From: Roman Li
IRQ services to support DCN 3.1.4 interrupts.
Signed-off-by: Roman Li
Signed-off-by: Alex Deucher
---
.../dc/irq/dcn314/irq_service_dcn314.c| 434 ++
.../dc/irq/dcn314/irq_service_dcn314.h| 35 ++
2 files changed, 469 insertions(+)
create mode
From: Roman Li
Add support for DCN 3.1.4 in Display Manager
Signed-off-by: Roman Li
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 11 +++
.../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_hdcp.c| 1 +
2 files changed, 12 insertions(+)
diff
From: Roman Li
Add support for DCN 3.1.4 in Display Core
Signed-off-by: Roman Li
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/display/dc/Makefile | 1 +
.../display/dc/bios/command_table_helper2.c | 1 +
.../gpu/drm/amd/display/dc/clk_mgr/Makefile | 9 +
From: Roman Li
Clock and SMU interfaces for DCN 3.1.4
Signed-off-by: Roman Li
Signed-off-by: Alex Deucher
---
.../dc/clk_mgr/dcn314/dcn314_clk_mgr.c| 751 ++
.../dc/clk_mgr/dcn314/dcn314_clk_mgr.h| 57 ++
.../display/dc/clk_mgr/dcn314/dcn314_smu.c| 391
From: Roman Li
Initialize DMUB for DCN 3.1.4.
Use same funcs as DCN31.
Signed-off-by: Roman Li
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/display/dmub/src/dmub_srv.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/display/dmub/src/dmub_srv.c
From: Roman Li
DCN 3.1.4 version and family ids
Signed-off-by: Roman Li
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/display/dmub/dmub_srv.h | 1 +
drivers/gpu/drm/amd/display/include/dal_asic_id.h | 1 +
drivers/gpu/drm/amd/display/include/dal_types.h | 1 +
3 files changed,
This patch set adds support for DCN 3.1.4, a display block
on AMD GPUs. Patch 1 adds new DCN registers and is too
big for the mailing list.
Roman Li (9):
drm/amdgpu: Add reg headers for DCN314
drm/amd/display: Add DCN314 IRQ services
drm/amd/display: Add DCN314 clock manager
On 2022-07-08 07:28, David Hildenbrand wrote:
On 07.07.22 21:03, Alex Sierra wrote:
[WHY]
Have a cleaner way to expose all page zone helpers in one header
What exactly is a "page zone"? Do you mean a buddy zone as in
include/linux/mmzone.h ?
Zone as in ZONE_DEVICE. Maybe we could extend
I think this could also be fixed by not taking the process_info lock in
svm_range_restore_work and svm_range_set_attr. I'm not even sure why
we're taking this lock in the SVM code. I think that was copied from the
restore workers in amdgpu_amdkfd_gpuvm.c because there it's used to
protect the
On 2022-07-07 21:53, xinhui pan wrote:
That has been done in BO release notify.
Signed-off-by: xinhui pan
Reviewed-by: Felix Kuehling
---
drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gpuvm.c | 5 -
1 file changed, 5 deletions(-)
diff --git
From: Samson Tam
[Why]
When playing NV12 1080p MPO video, it is pipe splitting so
we see two pipes in fullscreen and four pipes in windowed
mode. Pipe split is happening because we are setting
MaximumMPCCombine = 1
[How]
Algorithm for MaximumMPCCombine has extra conditions we do
not need. Use
From: Aric Cyr
Acked-by: Solomon Chiu
Signed-off-by: Aric Cyr
---
drivers/gpu/drm/amd/display/dc/dc.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/display/dc/dc.h
b/drivers/gpu/drm/amd/display/dc/dc.h
index a0812849794e..1dca016b5782 100644
---
From: "Lei, Jun"
[why]
Unbounded request logic in resource/DML has some issues where
unbounded request is being enabled incorrectly. SW today enables
unbounded request unconditionally in hardware, on the assumption
that HW can always support it in single pipe scenarios.
This worked until now
From: Chris Park
[Why]
Status flags definition is reduced to read
less bytes in SCDC transaction for status update.
[How]
Reduce definition of reserved bytes from 3 to 1
for status update.
Reviewed-by: Charlene Liu
Acked-by: Solomon Chiu
Signed-off-by: Chris Park
---
From: Wenjing Liu
[why]
Ideally link capability should be independent from the link
configuration that we decide to use in enable link. Otherwise if link
capability is changed after validation has completed, we could end up
enabling a link configuration with invalid configuration. This would
From: Ilya Bakoulin
[Why]
Black screen encountered when disabling Freesync through OSD on some
displays.
[How]
Set the should_disable flag when new top pipe has no plane state to
ensure that pipes get cleaned up.
Reviewed-by: Chris Park
Acked-by: Solomon Chiu
Signed-off-by: Ilya Bakoulin
From: Samson Tam
[Why]
In single display configuration, windowed MPO does not work
with ODM combine.
[How]
For ODM + MPO window on one half of ODM, only 3 pipes should
be allocated and scaling parameters adjusted to handle this case.
Otherwise, we use 4 pipes.
Move
From: Wayne Lin
[Why]
When unplug one sst monitor from a mst hub and plug in the same
port with another sst monitor, we don't read the corresponding
edid. That's because we detect there is already an edid stored in
aconnector->edid which is a stale one.
[How]
Clean up aconnector->edid when
From: Robin Chen
[Why]
Some specific sink is not able to support PSRSU when DSC is turned on.
For this case, fall-back to use PSR1.
Reviewed-by: Anthony Koo
Acked-by: Solomon Chiu
Signed-off-by: Robin Chen
---
.../amd/display/modules/power/power_helpers.c | 33 ++-
1 file
From: Saaem Rizvi
[WHY]
Assert statements causing several bugs on Linux DM
[HOW]
Removing assert statement for Linux DM
(ASSERT(result == VBIOSSMC_Result_OK)). Also adding
logging statements for setting dcfclk.
Reviewed-by: Gabe Teeger
Acked-by: Solomon Chiu
Signed-off-by: Saaem Rizvi
---
From: muansari
[WHY]
Needed a helper function for ALPM DPCD initialization
[HOW]
Refactoring to put ALPM initialization in a helper function
Reviewed-by: Anthony Koo
Acked-by: Solomon Chiu
Signed-off-by: Muhammad Ansari
---
drivers/gpu/drm/amd/display/dc/core/dc_link.c | 27
From: Wesley Chalmers
[WHY]
Certain DP 2.0 modes may fail validation if DP 2.0 is not considered for
ODM combine.
Reviewed-by: Wenjing Liu
Acked-by: Solomon Chiu
Signed-off-by: Wesley Chalmers
---
drivers/gpu/drm/amd/display/dc/dml/dcn31/display_mode_vba_31.c | 1 +
1 file changed, 1
From: "Lee, Alvin"
[Description]
Exit SubVP if MPO is in use since SubVP + MPO together is not supported.
- Don't add SubVP at validation time if we see MPO is in use
Issues fixed in the SubVP / MPO transition:
1. Enable phantom pipes in post unlock function to prevent underflow
when an active
This DC patchset brings improvements in multiple areas. In summary, we
highlight:
- Fixes for MST, MPO, PSRSU, DP 2.0, Freesync and others
- Add register offsets of NBI and DCN.
- Improvement of ALPM
- Removing assert statement for Linux DM
- Re-implementing ARGB16161616 pixel format
Aric Cyr
Not used outside of dc_dmub_srv.c.
Reported-by: kernel test robot
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/display/dc/dc_dmub_srv.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/amd/display/dc/dc_dmub_srv.c
On Fri, Jul 8, 2022 at 11:05 AM wrote:
>
> Most Radeon Evergreen and Northern Island cards support power-saving modes
> with Linux and XOrg well, and have done for years. But if a dual link DVI
> monitor is in use (e.g. a 2560x1440 or 2560x1600 screen), the card will
> refuse to transition out of
Most Radeon Evergreen and Northern Island cards support power-saving modes
with Linux and XOrg well, and have done for years. But if a dual link DVI
monitor is in use (e.g. a 2560x1440 or 2560x1600 screen), the card will
refuse to transition out of its high power mode while the display is
On 07.07.22 21:03, Alex Sierra wrote:
> [WHY]
> Have a cleaner way to expose all page zone helpers in one header
What exactly is a "page zone"? Do you mean a buddy zone as in
include/linux/mmzone.h ?
--
Thanks,
David / dhildenb
On 07.07.22 21:03, Alex Sierra wrote:
> is_pinnable_page() and folio_is_pinnable() were renamed to
> is_longterm_pinnable_page() and folio_is_longterm_pinnable()
> respectively. These functions are used in the FOLL_LONGTERM flag
> context.
>
> Signed-off-by: Alex Sierra
> ---
>
On 2022-07-07 23:10, Zhongjun Tan wrote:
> From: Zhongjun Tan
>
> Remove condition with no effect
Please explain why you think this has no effect.
Harry
>
> Signed-off-by: Zhongjun Tan
> ---
> .../drm/amd/display/dc/dml/dcn32/display_mode_vba_util_32.c | 4
> 1 file changed, 4
Christian, should we set this flag for GDS too? Will it help with GDS OOM
failures?
Marek
On Fri., May 13, 2022, 07:26 Christian König, <
ckoenig.leichtzumer...@gmail.com> wrote:
> Exactly that's what we can't do.
>
> See the kernel must always be able to move things to GTT or discard. So
>
On 2022-07-08 01:26, Alex Deucher wrote:
> There are several things wrong here. First, none of these
> numbers are FP, so there is no need to cast to double. Next
> make sure to use proper 64 bit division helpers.
>
> Fixes: 85f4bc0c333c ("drm/amd/display: Add SubVP required code")
>
>-Original Message-
>From: dri-devel On Behalf Of
>Christian König
>Sent: Thursday, July 7, 2022 6:25 AM
>To: intel-...@lists.freedesktop.org; dri-de...@lists.freedesktop.org;
>nouv...@lists.freedesktop.org; amd-gfx@lists.freedesktop.org
>Cc: Christian König
>Subject: [PATCH 6/6]
>-Original Message-
>From: dri-devel On Behalf Of
>Christian König
>Sent: Thursday, July 7, 2022 6:25 AM
>To: intel-...@lists.freedesktop.org; dri-de...@lists.freedesktop.org;
>nouv...@lists.freedesktop.org; amd-gfx@lists.freedesktop.org
>Cc: Christian König
>Subject: [PATCH 5/6]
>-Original Message-
>From: Intel-gfx On Behalf Of
>Christian König
>Sent: Thursday, July 7, 2022 6:25 AM
>To: intel-...@lists.freedesktop.org; dri-de...@lists.freedesktop.org;
>nouv...@lists.freedesktop.org; amd-gfx@lists.freedesktop.org
>Cc: Christian König
>Subject: [Intel-gfx]
>-Original Message-
>From: Intel-gfx On Behalf Of
>Christian König
>Sent: Thursday, July 7, 2022 6:25 AM
>To: intel-...@lists.freedesktop.org; dri-de...@lists.freedesktop.org;
>nouv...@lists.freedesktop.org; amd-gfx@lists.freedesktop.org
>Cc: Christian König
>Subject: [Intel-gfx] [PATCH
>-Original Message-
>From: Intel-gfx On Behalf Of
>Christian König
>Sent: Thursday, July 7, 2022 6:25 AM
>To: intel-...@lists.freedesktop.org; dri-de...@lists.freedesktop.org;
>nouv...@lists.freedesktop.org; amd-gfx@lists.freedesktop.org
>Cc: Christian König
>Subject: [Intel-gfx] [PATCH
>-Original Message-
>From: dri-devel On Behalf Of
>Christian König
>Sent: Thursday, July 7, 2022 6:25 AM
>To: intel-...@lists.freedesktop.org; dri-de...@lists.freedesktop.org;
>nouv...@lists.freedesktop.org; amd-gfx@lists.freedesktop.org
>Cc: Christian König
>Subject: [PATCH 1/6]
Am 08.07.22 um 11:30 schrieb Arunpravin Paneer Selvam:
This reverts commit c9cad937c0c58618fe5b0310fd539a854dc1ae95.
This is part of a revert of the following commits:
commit 708d19d9f362 ("drm/amdgpu: move internal vram_mgr function into the C
file")
commit 5e3f1e7729ec ("drm/amdgpu: fix
On 7/8/2022 3:03 PM, Christian König wrote:
Am 08.07.22 um 11:30 schrieb Arunpravin Paneer Selvam:
This reverts commit 708d19d9f362766147cab79eccae60912c6d3068.
This is part of a revert of the following commits:
commit 708d19d9f362 ("drm/amdgpu: move internal vram_mgr function
into the C
This reverts the following commits:
commit 708d19d9f362 ("drm/amdgpu: move internal vram_mgr function into the C
file")
commit 5e3f1e7729ec ("drm/amdgpu: fix start calculation in amdgpu_vram_mgr_new")
commit c9cad937c0c5 ("drm/amdgpu: add drm buddy support to amdgpu")
[WHY]
Few users reported
it should be 13.0.4 rather than 13.0.5
Fixes: a9cf7e4bd3f4b896c38848106ab3fb3f2c2dfe4b
Signed-off-by: Yifan Zhang
---
drivers/gpu/drm/amd/amdgpu/amdgpu_discovery.c | 1 -
drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c | 2 +-
drivers/gpu/drm/amd/amdgpu/psp_v13_0.c| 6 +++---
3 files
Am 07.07.22 um 22:55 schrieb Alex Deucher:
For GMC 10 parts which support scatter/gather display (display
from system memory), we should allocate a larger gart size
to better handler larger displays. This mirrors what we already
do for GMC 9 parts.
v2: fix typo (Alex)
Signed-off-by: Alex
Am 08.07.22 um 03:53 schrieb xinhui pan:
That has been done in BO release notify.
Signed-off-by: xinhui pan
Acked-by: Christian König
---
drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gpuvm.c | 5 -
1 file changed, 5 deletions(-)
diff --git
On Thu, Jul 07, 2022 at 07:02:58AM -0700, Guenter Roeck wrote:
> and the NULL
> dereferences in the binder driver are at the very least suspicious.
The NULL dereferences in binder are just nonsense Sparse annotations.
They don't affect runtime.
drivers/android/binder.c:1481:19-23: ERROR: from is
Am 08.07.22 um 11:30 schrieb Arunpravin Paneer Selvam:
This reverts commit 708d19d9f362766147cab79eccae60912c6d3068.
This is part of a revert of the following commits:
commit 708d19d9f362 ("drm/amdgpu: move internal vram_mgr function into the C
file")
commit 5e3f1e7729ec ("drm/amdgpu: fix
This reverts commit c9cad937c0c58618fe5b0310fd539a854dc1ae95.
This is part of a revert of the following commits:
commit 708d19d9f362 ("drm/amdgpu: move internal vram_mgr function into the C
file")
commit 5e3f1e7729ec ("drm/amdgpu: fix start calculation in amdgpu_vram_mgr_new")
commit
This reverts commit 5e3f1e7729ec7a99e145e9d8ed58963d86cdfb98.
This is part of a revert of the following commits:
commit 708d19d9f362 ("drm/amdgpu: move internal vram_mgr function into the C
file")
commit 5e3f1e7729ec ("drm/amdgpu: fix start calculation in amdgpu_vram_mgr_new")
commit
This reverts commit 708d19d9f362766147cab79eccae60912c6d3068.
This is part of a revert of the following commits:
commit 708d19d9f362 ("drm/amdgpu: move internal vram_mgr function into the C
file")
commit 5e3f1e7729ec ("drm/amdgpu: fix start calculation in amdgpu_vram_mgr_new")
commit
[AMD Official Use Only - General]
Series is
Reviewed-by: Hawking Zhang
Regards,
Hawking
-Original Message-
From: Xiao, Jack
Sent: Friday, July 8, 2022 16:54
To: amd-gfx@lists.freedesktop.org; Deucher, Alexander
; Zhang, Hawking
Cc: Xiao, Jack
Subject: [PATCH 1/3] drm/amdgpu/mes:
Hi guys,
well the practice to remove all fences by adding a NULL exclusive fence
was pretty much illegal in the first place because this also removes
kernel internal fences which can lead to freeing up memory which is
still accessed.
I've just didn't noticed that this was used by the KFD
Set corresponding ready flag for mes ring when enable or disable
mes ring.
Signed-off-by: Jack Xiao
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 3 +++
drivers/gpu/drm/amd/amdgpu/mes_v11_0.c | 3 +++
2 files changed, 6 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/mes_v10_1.c
For some cases (accessing registers, unmap legacy queue), it needs
access mes in atomic context. Use spinlock to protect agaist mes
ring buffer race condition.
Signed-off-by: Jack Xiao
---
drivers/gpu/drm/amd/amdgpu/amdgpu_mes.c | 16 +--
drivers/gpu/drm/amd/amdgpu/amdgpu_mes.h | 1 +
Need reserve buffers before unmap mes ctx bo va.
Signed-off-by: Jack Xiao
---
drivers/gpu/drm/amd/amdgpu/amdgpu_mes.c | 59 +++--
drivers/gpu/drm/amd/amdgpu/amdgpu_mes.h | 2 +
2 files changed, 58 insertions(+), 3 deletions(-)
diff --git
57 matches
Mail list logo
