Hi All,
I know we are all using Xilinx devices, and CASPER is beginning to check out
the RFSoC devices.
Intel have just announced 64GSps converters on their new FPGAs
http://www.intel.com/analogfpga
I am sure this will be vaporware for a while, however, it is interesting to see
that Intel
I wish I could make all my software work just by wanting it to fail! :)
Cheers,
Dave
> On Feb 2, 2021, at 12:27, Guillermo Gancio wrote:
>
> Hi Adam,
>
> Thanks for you answer, and as Murphy said, if it can fail, it
> willbut in this case it didn't fail...
> I was preparing the files from
Hi Guillermo,
I am glad you sorted it out trying to recreate your steps. Maybe you were
actually opening the R2016a file or autosave version of that again?
Anyway, looks like you beat Murphy - well done :).
Thanks for letting us know.
Kind regards,
Adam
On Tue, 02 Feb 2021, 10:27 PM
Hi Adam,
Thanks for you answer, and as Murphy said, if it can fail, it
willbut in this case it didn't fail...
I was preparing the files from scratch to attach them correctly and to
copy the error, but in the process it worked ok, I mean, I open the
m2016a version in the m2018a, updated with
Hi Kaj,
Well, your virtualenv looks correct. The packages are the correct ones. I
assume all is good with the virtualenv. I noticed the following on your
side that you have this constructor error I was talking about - did you
edit the castro.py file that I listed in my previous thread or are you
Hi all,
An idea: what if you shipped a working python venv as tgz with the toolflow?
Cheers,
Kaj
On 02/02/2021 18:33, Kaj Wiik wrote:
Hi Adam,
The screen capture of ../casper-venv/lib64/python3.5/site-packages is attached.
When I opened the test_snap.slx, I got several
"Warning: did not
6 matches
Mail list logo
