This revision was automatically updated to reflect the committed changes.
Closed by commit rG7483eb656fd2: [AArch64][SVE] Implement shift intrinsics
(authored by kmclaughlin).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D70437/new/
sdesmalen accepted this revision.
sdesmalen added a comment.
This revision is now accepted and ready to land.
LGTM!
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D70437/new/
https://reviews.llvm.org/D70437
___
cfe-commits mailing list
kmclaughlin updated this revision to Diff 231693.
kmclaughlin added a comment.
- Removed re-ordering of integer arithmetic & logical op intrinsic definitions
in IntrinsicsAArch64.td
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D70437/new/
https://reviews.llvm.org/D70437
Files:
kmclaughlin updated this revision to Diff 231663.
kmclaughlin added a comment.
- Rebased & enclosed additional //setOperationAction// calls within check for
//Subtarget->isSVE()//
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D70437/new/
https://reviews.llvm.org/D70437
Files:
sdesmalen added a comment.
Herald added a reviewer: efriedma.
Two small comments, but overall looks good!
Comment at: llvm/include/llvm/IR/IntrinsicsAArch64.td:835
+ LLVMMatchType<0>,
+ llvm_i32_ty],
+[IntrNoMem]>;
kmclaughlin created this revision.
kmclaughlin added reviewers: huntergr, sdesmalen, dancgr, mgudim.
Herald added subscribers: psnobl, rkruppe, hiraditya, kristof.beyls, tschuett.
Herald added a reviewer: rengolin.
Herald added a project: LLVM.
Adds the following intrinsics:
- asr & asrd
- insr