This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGc2c2cc136013: [ARM][AArch64] Adding Neoverse V1 CPU support
(authored by pratlucas).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST
pratlucas updated this revision to Diff 303803.
pratlucas added a comment.
Removing extra includes.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D90765/new/
https://reviews.llvm.org/D90765
Files:
clang/test/Driver/aarch64-cpus.c
dmgreen accepted this revision.
dmgreen added a comment.
This revision is now accepted and ready to land.
Thanks. LGTM
Comment at: llvm/unittests/Support/TargetParserTest.cpp:10-11
#include "llvm/Support/TargetParser.h"
#include "llvm/ADT/STLExtras.h"
+#include
pratlucas updated this revision to Diff 303486.
pratlucas added a comment.
Updating default extensions in target parser to match tablegen features.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D90765/new/
https://reviews.llvm.org/D90765
Files:
dmgreen added inline comments.
Comment at: llvm/include/llvm/Support/AArch64TargetParser.def:154-155
+AARCH64_CPU_NAME("neoverse-v1", ARMV8_4A, FK_CRYPTO_NEON_FP_ARMV8, false,
+ (AArch64::AEK_RAS | AArch64::AEK_SVE | AArch64::AEK_SSBS |
+
pratlucas updated this revision to Diff 303091.
pratlucas added a comment.
Addressing comments.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D90765/new/
https://reviews.llvm.org/D90765
Files:
clang/test/Driver/aarch64-cpus.c
dmgreen added inline comments.
Comment at: llvm/lib/Target/AArch64/AArch64Subtarget.cpp:198
break;
+ case NeoverseV1:
+PrefFunctionLogAlignment = 4;
Please put with the other cpus above.
Comment at:
pratlucas created this revision.
Herald added subscribers: llvm-commits, cfe-commits, danielkiss, hiraditya,
kristof.beyls.
Herald added projects: clang, LLVM.
pratlucas requested review of this revision.
Add support for the Neoverse V1 CPU to the ARM and AArch64 backends.
This is based on
