https://github.com/4vtomat closed
https://github.com/llvm/llvm-project/pull/68295
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/topperc approved this pull request.
LGTM
https://github.com/llvm/llvm-project/pull/68295
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
@@ -476,6 +524,31 @@ class GetFTypeInfo {
!eq(Scalar, f64) : "FPR64");
}
+multiclass VPatVMACC info_pairs, ValueType vec_m1> {
+ foreach pair = info_pairs in {
+defvar VdInfo = pair.Wti;
+defvar Vs2Info = pair.Vti;
+let Predicates =
@@ -558,6 +558,12 @@ DecodeStatus RISCVDisassembler::getInstruction(MCInst ,
uint64_t ,
"XTHeadVdot custom opcode table");
TRY_TO_DECODE_FEATURE(RISCV::FeatureVendorXSfvcp, DecoderTableXSfvcp32,
"SiFive VCIX custom
@@ -476,6 +524,31 @@ class GetFTypeInfo {
!eq(Scalar, f64) : "FPR64");
}
+multiclass VPatVMACC info_pairs, ValueType vec_m1> {
+ foreach pair = info_pairs in {
+defvar VdInfo = pair.Wti;
+defvar Vs2Info = pair.Vti;
+let Predicates =
@@ -558,6 +558,12 @@ DecodeStatus RISCVDisassembler::getInstruction(MCInst ,
uint64_t ,
"XTHeadVdot custom opcode table");
TRY_TO_DECODE_FEATURE(RISCV::FeatureVendorXSfvcp, DecoderTableXSfvcp32,
"SiFive VCIX custom
sunshaoce wrote:
LGTM. If no one else has any objections, I think we can merge it.
https://github.com/llvm/llvm-project/pull/68295
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
@@ -0,0 +1,57 @@
+# RUN: llvm-mc -triple=riscv64 -show-encoding
--mattr=+v,+xsfvqmaccqoq,+xsfvqmaccdod %s \
+# RUN:| FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+# RUN: not llvm-mc -triple=riscv64 -show-encoding %s 2>&1 \
+# RUN:| FileCheck %s
@@ -178,6 +178,19 @@ multiclass CustomSiFiveVCIX;
}
+let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
+class CustomSiFiveVMACC funct6, RISCVVFormat opv, string opcodestr>
+: RVInstVCCustom2 {
+ let vm = 1;
+ let funct6_lo2 = funct6{1-0};
+}
+}
+
+multiclass
@@ -178,6 +178,19 @@ multiclass CustomSiFiveVCIX;
}
+let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
+class CustomSiFiveVMACC funct6, RISCVVFormat opv, string opcodestr>
+: RVInstVCCustom2 {
+ let vm = 1;
+ let funct6_lo2 = funct6{1-0};
+}
+}
+
+multiclass
https://github.com/4vtomat edited
https://github.com/llvm/llvm-project/pull/68295
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
@@ -0,0 +1,57 @@
+# RUN: llvm-mc -triple=riscv64 -show-encoding
--mattr=+v,+xsfvqmaccqoq,+xsfvqmaccdod %s \
+# RUN:| FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+# RUN: not llvm-mc -triple=riscv64 -show-encoding %s 2>&1 \
+# RUN:| FileCheck %s
@@ -178,6 +178,19 @@ multiclass CustomSiFiveVCIX;
}
+let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
+class CustomSiFiveVMACC funct6, RISCVVFormat opv, string opcodestr>
+: RVInstVCCustom2 {
+ let vm = 1;
+ let funct6_lo2 = funct6{1-0};
+}
+}
+
+multiclass
@@ -103,3 +103,27 @@ let SupportOverloading = false in {
defm sf_vc_v_fvw : RVVVCIXBuiltinSet<["si"], "UwKzUwUvFe", [-1, 0, 2, 3],
UseGPR=0>;
}
}
+
+multiclass RVVVQMACCBuiltinSet> suffixes_prototypes> {
+ let OverloadedName = NAME,
+ Name = NAME,
+
sunshaoce wrote:
`clang/test/Preprocessor/riscv-target-features.c` need to be modified.
https://github.com/llvm/llvm-project/pull/68295
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
@@ -103,3 +103,27 @@ let SupportOverloading = false in {
defm sf_vc_v_fvw : RVVVCIXBuiltinSet<["si"], "UwKzUwUvFe", [-1, 0, 2, 3],
UseGPR=0>;
}
}
+
+multiclass RVVVQMACCBuiltinSet> suffixes_prototypes> {
+ let OverloadedName = NAME,
+ Name = NAME,
+
@@ -178,6 +178,19 @@ multiclass CustomSiFiveVCIX;
}
+let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
+class CustomSiFiveVMACC funct6, RISCVVFormat opv, string opcodestr>
+: RVInstVCCustom2 {
+ let vm = 1;
+ let funct6_lo2 = funct6{1-0};
+}
+}
+
+multiclass
@@ -0,0 +1,57 @@
+# RUN: llvm-mc -triple=riscv64 -show-encoding
--mattr=+v,+xsfvqmaccqoq,+xsfvqmaccdod %s \
+# RUN:| FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+# RUN: not llvm-mc -triple=riscv64 -show-encoding %s 2>&1 \
+# RUN:| FileCheck %s
@@ -318,6 +345,16 @@ multiclass VPseudoVC_XVW {
+ def "Pseudo" # NAME # "_VV_" # mx : VPseudoTernaryNoMaskWithPolicy;
4vtomat wrote:
Got it, I agree that td files should also follow the rule of 80 characters.
https://github.com/llvm/llvm-project/pull/68295
https://github.com/topperc edited
https://github.com/llvm/llvm-project/pull/68295
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
@@ -318,6 +345,16 @@ multiclass VPseudoVC_XVW {
+ def "Pseudo" # NAME # "_VV_" # mx : VPseudoTernaryNoMaskWithPolicy;
topperc wrote:
I don't believe tblgen is meant to be exempt from the 80 column rule. Lack of a
clang-format is the reason there are files over
@@ -318,6 +345,16 @@ multiclass VPseudoVC_XVW {
+ def "Pseudo" # NAME # "_VV_" # mx : VPseudoTernaryNoMaskWithPolicy;
michaelmaitland wrote:
Is there an 80 character limitation for TableGen? IIRC we haven't set style
guidelines for TableGen which is why theres
@@ -318,6 +345,16 @@ multiclass VPseudoVC_XVW {
+ def "Pseudo" # NAME # "_VV_" # mx : VPseudoTernaryNoMaskWithPolicy;
topperc wrote:
80 characters
https://github.com/llvm/llvm-project/pull/68295
___
cfe-commits
github-actions[bot] wrote:
:warning: C/C++ code formatter, clang-format found issues in your code.
:warning:
You can test this locally with the following command:
``bash
git-clang-format --diff 3a35ca01fc55f27315d1652ec1dedff10e79918b
8042b2232c45a93418bab17eff78a38b527fcb95 --
llvmbot wrote:
@llvm/pr-subscribers-backend-risc-v
Changes
SiFive Int8 Matrix Multiplication Extensions Specification
https://sifive.cdn.prismic.io/sifive/c4f0e51d-4dd3-402a-98bc-1ffad6011259_int8-matmul-spec.pdf
---
Patch is 185.07 KiB, truncated to 20.00 KiB below, full version:
25 matches
Mail list logo
