Hello!
Any issues with my setting up a local server for my Coreboot trees?
Of course this does presuppose a problem. I am familiar with doing so via
the now discontinued CVS methods, but what about doing so via SVN? I would
imagine that I've got the complete documentation here, but I am looking f
On Sat, May 9, 2009 at 4:28 PM, Mart Raudsepp
wrote:
> Revert "This is an emergency fix for building for qemu. "
Thanks, mart, and sorry for the trouble :-)
ron
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Author: mraudsepp
Date: 2009-05-10 01:36:20 +0200 (Sun, 10 May 2009)
New Revision: 1166
Modified:
coreboot-v3/northbridge/intel/i440bxemulation/i440bx.c
Log:
Revert "This is an emergency fix for building for qemu. "
This reverts r1162 because r1161 was a better and more universal fix.
Signed-
On 10.05.2009 1:28 Uhr, Mart Raudsepp wrote:
> Revert "This is an emergency fix for building for qemu. "
>
> This reverts r1162 because r1161 was a better and more universal fix.
>
> Signed-off-by: Mart Raudsepp
>
Acked-by: Stefan Reinauer
> ---
> northbridge/intel/i440bxemulation/i440bx.c
Revert "This is an emergency fix for building for qemu. "
This reverts r1162 because r1161 was a better and more universal fix.
Signed-off-by: Mart Raudsepp
---
northbridge/intel/i440bxemulation/i440bx.c |5 -
1 files changed, 0 insertions(+), 5 deletions(-)
diff --git a/northbridge/in
On 09.05.2009 14:06, Carl-Daniel Hailfinger wrote:
> Flash mapping/unmapping was performed without an abstraction layer, so
> even the dummy flasher caused memory mappings to be set up.
> Add map/unmap functions to the external flasher abstraction.
>
> Fix a possible scribble-over-low-memory corner
On 09.05.2009 16:03, Joseph Smith wrote:
> On Sat, 09 May 2009 14:11:11 +0200, Carl-Daniel Hailfinger
> wrote:
>
>> flashrom --programmer dummy -V
>>
>>
> YAHOO! Carl-Daniel you rock :-)
>
Thanks!
Regards,
Carl-Daniel
--
coreboot mailing list: coreboot@coreboot.org
http://www.corebo
On Sat, May 9, 2009 at 12:27 PM, Myles Watson wrote:
> Acked-by: Myles Watson
Thanks, I got so worried about the problem that I went and self-acked,
I appreciate your ack.
Committed revision 4264.
ron
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/
> -Original Message-
> From: ron minnich [mailto:rminn...@gmail.com]
> Sent: Friday, May 08, 2009 11:27 PM
> To: Myles Watson
> Cc: coreboot
> Subject: Re: [coreboot] seemingly wrong code in
> src/arch/i386/boot/coreboot_table.c
>
> Found the problem. 4240 broke builtd_option_tbl due to
Author: rminnich
Date: 2009-05-09 19:14:58 +0200 (Sat, 09 May 2009)
New Revision: 4264
Modified:
trunk/coreboot-v2/util/options/build_opt_tbl.c
Log:
I would have liked to get an ack, but the error this corrects is pretty
critical, since unless it is fixed this tool creates empty tables that ca
On Sat, May 09, 2009 at 05:49:19PM +0200, Luc Verhaegen wrote:
> Luc Verhaegen.
> Fix biostar p4m80 board enable typo.
>
> Obvious typo due to inb/outb versus wbsio_ argument ordering confusion.
>
> Signed-off-by: Luc Verhaegen
Jep.
Acked-by: Uwe Hermann
Uwe.
--
http://www.hermann-uwe.de
Luc Verhaegen.
Fix biostar p4m80 board enable typo.
Obvious typo due to inb/outb versus wbsio_ argument ordering confusion.
Signed-off-by: Luc Verhaegen
Index: board_enable.c
===
--- board_enable.c (revision 490)
+++ board_ena
On Sat, May 09, 2009 at 04:27:51PM +0200, Uwe Hermann wrote:
> On Fri, May 08, 2009 at 05:57:08PM +0200, Luc Verhaegen wrote:
> > Add support for EPOX 8K5A2 and separate out common VT823x board enable code.
> >
> > Signed-off-by: Luc Verhaegen
>
> Thanks, I committed it in r490 after solving one
On Fri, May 08, 2009 at 05:57:08PM +0200, Luc Verhaegen wrote:
> Add support for EPOX 8K5A2 and separate out common VT823x board enable code.
>
> Signed-off-by: Luc Verhaegen
Thanks, I committed it in r490 after solving one conflict
with latest svn and some minor cosmetics.
Uwe.
--
http://www
Author: uwe
Date: 2009-05-09 16:26:04 +0200 (Sat, 09 May 2009)
New Revision: 490
Modified:
trunk/board_enable.c
Log:
Add support for EPoX EP-8K5A2 and separate out common VT823x board enable code.
Signed-off-by: Luc Verhaegen
Acked-by: Uwe Hermann
Modified: trunk/board_enable.c
==
On Sat, 09 May 2009 14:11:11 +0200, Carl-Daniel Hailfinger
wrote:
> flashrom --programmer dummy -V
>
YAHOO! Carl-Daniel you rock :-)
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Flash mapping/unmapping was performed without an abstraction layer, so
even the dummy flasher caused memory mappings to be set up.
Add map/unmap functions to the external flasher abstraction.
Fix a possible scribble-over-low-memory corner case which fortunately
never triggered so far.
With this p
Author: hailfinger
Date: 2009-05-09 09:32:30 +0200 (Sat, 09 May 2009)
New Revision: 489
Modified:
trunk/flashrom.c
Log:
Kill one superfluous variable and improve code readability.
Signed-off-by: Carl-Daniel Hailfinger
Acked-by: Carl-Daniel Hailfinger
Modified: trunk/flashrom.c
On 09.05.2009 06:58, ron minnich wrote:
> Acked-by: Ronald G. Minnich
>
> Wonder if anyone out there has an sc520 any more?
>
Thanks, committed in r488.
Regards,
Carl-Daniel
--
http://www.hailfinger.org/
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/list
Author: hailfinger
Date: 2009-05-09 09:27:23 +0200 (Sat, 09 May 2009)
New Revision: 488
Modified:
trunk/flashrom.c
Log:
Fix Elan SC520 handling.
flashbase is a variable which should never be set outside chipset code.
It is only used to calculate the base address of the flash space at
exactly o
On 09.05.2009 05:42, Myles Watson wrote:
> On Thu, May 7, 2009 at 6:45 PM, Carl-Daniel Hailfinger
> wrote:
>
>> Trim default ICH SPI delay from 1000 to 10 microseconds. Since many
>> commands take around 10 microseconds to complete, it is totally
>> pointless to wait for 1000 microseconds befor
Author: hailfinger
Date: 2009-05-09 09:24:23 +0200 (Sat, 09 May 2009)
New Revision: 487
Modified:
trunk/ichspi.c
Log:
Trim default ICH SPI delay from 1000 to 10 microseconds. Since many
commands take around 10 microseconds to complete, it is totally
pointless to wait for 1000 microseconds befor
22 matches
Mail list logo