Thanks for the info here's the info of my machine :
Step 1...
Board vendor : unknown
Processor : Intel Pentium III
Northbridge : Intel 82810
Southbridge : Intel 82801 AA
BIOS Chip : SST 49LF004
Network Chip : RTL 8100C
Memory Bank : 1 Bank DDR SDRAM, I put on 128 Mbyte
Step 2 :
lspci -tvn
About the MCT, the memory seems to work. But it takes coreboot nearly
one minute to "Uncompressing image to RAM.". I suddenly found words
above.
"*** Yes, the copy/decompress is taking a while, FIXME!"
It is printed in serengeti_cheetah_fam10/cache_as_ram_auto.c
Does it mean it is not just my probl
Add changelog for make export and make tarball.
Thanks to Uwe for the suggestion.
Signed-off-by: Carl-Daniel Hailfinger
Index: flashrom-changelog/Makefile
===
--- flashrom-changelog/Makefile (revision 632)
+++ flashrom-changelog/Ma
On Thu, Jun 25, 2009 at 3:36 PM, ron minnich wrote:
> Acked-by: Ronald G. Minnich
>
Rev 4371.
Thanks,
Myles
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Author: myles
Date: 2009-06-25 23:44:38 +0200 (Thu, 25 Jun 2009)
New Revision: 4371
Modified:
trunk/coreboot-v2/util/newconfig/config.g
Log:
Remove the object files for cbfs from target directories and add a
cbfstool-clean target to the Makefile.
Signed-off-by: Myles Watson
Acked-by: Ronald G
Dear coreboot readers!
This is the automatic build system of coreboot.
The developer "myles" checked in revision 4371 to
the coreboot repository. This caused the following
changes:
Change Log:
Remove the object files for cbfs from target directories and add a
cbfstool-clean target to the Makefi
Am 25.06.2009 22:56, schrieb Robinson Tryon:
I just found a story in the Slashdot queue about a new Intel project
called the "Simple Firmware Interface" (http://simplefirmware.org/).
According to the project website, SFI is "a method for platform
firmware to export static tables to the operating
On Thu, Jun 25, 2009 at 2:46 AM, Bao, Zheng wrote:
> amd_fam10_ht_sb_only.diff:
> I am not sure about this patch. Not sure to add signed-off-by line.
> Don't ack it before review it and say something.
>
> My board is Fam10 + 1 HT SouthBridge. It is close to dbm690t. So I
> set HT_CHAIN_UNITID_BASE
Acked-by: Ronald G. Minnich
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
I just found a story in the Slashdot queue about a new Intel project
called the "Simple Firmware Interface" (http://simplefirmware.org/).
According to the project website, SFI is "a method for platform
firmware to export static tables to the operating system (OS)" and
looks to be a lightweight repl
On 25.06.2009 15:13, wangji wrote:
> I am sorry to send directly to you ,being afraid of polluting long
> attached_file on the coreboot_mailinglist
>
No problem, we often get such reports on the list.
> With flashrom svn631 I get trouble on another board -rather old
> 3-4years probably- : una
-Original Message-
From: coreboot-boun...@coreboot.org [mailto:coreboot-boun...@coreboot.org]
On Behalf Of Robinson Tryon
Sent: Thursday, June 25, 2009 3:22 PM
To: coreboot
Subject: Re: [coreboot] User:Hailfinger/Drafts/Women
On Thu, Jun 25, 2009 at 12:48 PM, Joseph Smith wrote:
> On Thu
On Thu, Jun 25, 2009 at 12:48 PM, Joseph Smith wrote:
> On Thu, 25 Jun 2009 18:33:26 +0200, Peter Stuge wrote:
>> Joseph Smith wrote:
>>> Carl-Daniel what does this have to do with anything?
>>>
>>> http://www.coreboot.org/User:Hailfinger/Drafts/Women
>>
>> I think that's actually a good idea. It'
On Thu, 25 Jun 2009 20:15:14 +0200, Florentin Demetrescu
wrote:
> Come on..
> This seems to me pretty innocent.. ;-)
> Can we just take this as a "tongue in cheek" advertising?
> It is well known that the open source universe is perceived as "socially
> retarded" and geeky..
> Other people seem
Maybe not, but a cool attitude do.. (IMHO)
Florentin
Quoting Myles Watson :
> On Thu, Jun 25, 2009 at 12:15 PM, Florentin Demetrescu
> wrote:
>
> > Come on..
> > This seems to me pretty innocent.. ;-)
> > Can we just take this as a "tongue in cheek" advertising?
> > It is well known that the ope
Come on..
This seems to me pretty innocent.. ;-)
Can we just take this as a "tongue in cheek" advertising?
It is well known that the open source universe is perceived as "socially
retarded" and geeky..
Other people seem to have less misgivings. Just google a bit for "freebsd
daemonette".. ;o)
Cool
On Thu, Jun 25, 2009 at 2:46 AM, Bao, Zheng wrote:
> amd_fam10_ht_sb_only.diff:
> I am not sure about this patch. Not sure to add signed-off-by line.
> Don't ack it before review it and say something.
>
> My board is Fam10 + 1 HT SouthBridge. It is close to dbm690t. So I
> set HT_CHAIN_UNITID_BAS
On 25.06.2009 18:08, Joseph Smith wrote:
> Carl-Daniel what does this have to do with anything?
>
> http://www.coreboot.org/User:Hailfinger/Drafts/Women
>
I placed this under my user page because it is still a draft.
Basically, the idea behind this page is to encourage women to become
active co
On Thu, 25 Jun 2009 18:33:26 +0200, Peter Stuge wrote:
> Joseph Smith wrote:
>> Carl-Daniel what does this have to do with anything?
>>
>> http://www.coreboot.org/User:Hailfinger/Drafts/Women
>
> I think that's actually a good idea. It's nice to clearly state that
> we do want female contribut
The object files for cbfs clutter target directories. This fixes it. I
also added a cbfstool-clean target to the Makefile.
before:
my...@orangutan:targets$ ls emulation/qemu-x86/qemu-x86
Makefile cbfstool coreboot.rom.bootblock fs.o
resize.o
Makefile.settings cbfstool.ocrea
Dear coreboot readers!
This is the automatic build system of coreboot.
The developer "myles" checked in revision 4370 to
the coreboot repository. This caused the following
changes:
Change Log:
The problem is that the check to see if we're at the end is never reached. I
didn't look into it enou
Carl-Daniel what does this have to do with anything?
http://www.coreboot.org/User:Hailfinger/Drafts/Women
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On Thu, 25 Jun 2009 17:01:05 +0200, Harald Gutmann
wrote:
> On Thursday 25 June 2009 04:04:08 Rick Ant wrote:
>> Hello,
>>
>> Is it possible for me to integrate the Linux Kernel Into the Flash ROM
>> 49LF004 and starting the X-server ?
> Do you really want X in ROM?
> It is possible, but you'll
On Thu, Jun 25, 2009 at 9:51 AM, ron minnich wrote:
> It will do for now.
>
> Acked-by: Ronald G. Minnich
>
Rev 4370.
Thanks,
Myles
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Author: myles
Date: 2009-06-25 17:54:57 +0200 (Thu, 25 Jun 2009)
New Revision: 4370
Modified:
trunk/coreboot-v2/util/cbfstool/fs.c
Log:
The problem is that the check to see if we're at the end is never reached. I
didn't look into it enough to know why fssize is 32 bytes larger than the
offset.
It will do for now.
Acked-by: Ronald G. Minnich
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
rom 0x6063c0 offset 0 ROM_PTR 0x7ffa30621000 fssize 458752
rom 0x6063c0 offset 458720 ROM_PTR 0x7ffa30690fe0 fssize 458752
Corrupt rom -- found no header at 458720
The problem is that the check to see if we're at the end is never reached.
I didn't look into it enough to know why fssize is 32 bytes
On Thursday 25 June 2009 07:50:53 Rick Ant wrote:
> Anyone know how to use emulation-qemu-x86.rom
> ron minnich send me one...
Execute it with qemu?
Read on the wiki about qemu?
http://www.coreboot.org/QEMU
You CAN'T use this image directly on REAL hardware.
> Thanks
Please be so kindly and consi
On Thursday 25 June 2009 07:45:48 Rick Ant wrote:
> tell me how to use it?
> My system configuration is
> Intel PIII 82810 Northbridge and 82801 Southbridge 128 Mb Ram and 49LF004
> Flash ROM I want to embed coreboot and Linux into 49LF004, so it will
> become thin client which will connect to the
On Thursday 25 June 2009 05:58:40 jasonz...@viatech.com.cn wrote:
> Hi Rudolf ,
> I want to update my vx855 code using the newest version of coreboot-v2,
> to take advantage of new functions(such as smi,AML-auto-generator) that
> appear on coreboot in the last months.
>
> And, since I also want
On Thursday 25 June 2009 05:09:04 Rick Ant wrote:
> I try to use
> $ mkelfImage --append="console=ttyS0" --initrd=initrd vmlinuz linux.elf
>
> When :
> telebit:~/Project/Kantor/Thin_client/coreboot-v2-4360/targets #
> ./buildtarget emulation/qemu-x86/Config.lb
>
> and do
>
> make..
>
> I get corebo
On Thursday 25 June 2009 04:46:32 Gregg C Levine wrote:
> Hello!
> I just used buildrom to create a Qemu image for trying out the coreinfo
> payload. It worked perfectly with the prebuilt and unpatched version of
> Qemu that I collected from a repository for my distribution of Linux.
That's how it
On Wed, Jun 24, 2009 at 9:09 PM, Rick Ant wrote:
> I try to use
>
> $ mkelfImage --append="console=ttyS0" --initrd=initrd vmlinuz linux.elf
>
> When :
> telebit:~/Project/Kantor/Thin_client/coreboot-v2-4360/targets # ./buildtarget
> emulation/qemu-x86/Config.lb
>
> and do
>
> make..
>
> I get co
On Thursday 25 June 2009 04:04:08 Rick Ant wrote:
> Hello,
>
> Is it possible for me to integrate the Linux Kernel Into the Flash ROM
> 49LF004 and starting the X-server ?
Do you really want X in ROM?
It is possible, but you'll need some more space in the Flash. (1Mb is pretty
less for Kernel + X)
On Wed, Jun 24, 2009 at 8:09 PM, Rick Ant wrote:
> Is it ok ? if I want to change the chipset, what should i do?
> My chipset is 82810 North and 82801 South..
no, it is not ok at all.
I don't know what is going wrong however.
ron
--
coreboot mailing list: coreboot@coreboot.org
http://www.cor
Carl-Daniel Hailfinger wrote:
(The problem is that the Cheetah driver library has internally
conflicting licenses, some of which suggest linking GPL code against it
is not allowed. I (or maybe someone with more leverage) will try to
address this with TotalPhase.)
If you never ship a binary th
On 17.06.2009 00:23, Urja Rannikko wrote:
>> On 15.06.2009 20:54, Urja Rannikko wrote:
>>
>>> Change chip_readb in loop to use verify_range in
>>> write_page_write_jedec (jedec.c).
>>>
>>> Signed-off-by: Urja Rannikko
>>>
>>>
>> Changed the reference variable types a bit. It should now
Author: hailfinger
Date: 2009-06-25 15:57:31 +0200 (Thu, 25 Jun 2009)
New Revision: 632
Modified:
trunk/jedec.c
Log:
Change chip_readb in loop to use verify_range in
write_page_write_jedec (jedec.c).
Tested by Urja Rannikko with external flasher.
Tested by Uwe Hermann with onboard flash.
Sign
Woops, I missed the part about your flash model... Unfortunatelly that
one is too small for such a task, and at least a 2MB one would be needed
to make a usable system.
Maybe you could fit 2.4 and X in 1MB, but it will be quite hard. No
chance with 2.6, though.
Cristi
--
Ing. Cristi Măgherușan
On Wed, 2009-06-24 at 19:04 -0700, Rick Ant wrote:
> Hello,
>
> Is it possible for me to integrate the Linux Kernel Into the Flash ROM
> 49LF004 and starting the X-server ?
>
> Thanks
>
Hello,
Yes it's possible: http://www.youtube.com/watch?v=nuzRsXKm_NQ
Buildrom is able to include the kernel,
On Thu, 25 Jun 2009 13:45:21 +0200, Arnaud Maye
wrote:
> Hey Gents,
>
> So the 2T timings did the trick, phw!
>
> This is fair enough. Actually, our final hardware is not having any
> DIMMs but the chipsets themselves
> mounted on the board. So anyway all the timings will need to be found
Hey Gents,
So the 2T timings did the trick, phw!
This is fair enough. Actually, our final hardware is not having any
DIMMs but the chipsets themselves
mounted on the board. So anyway all the timings will need to be found again.
This is enough to allow me going forward with the dev until w
On Wed, 24 Jun 2009 22:45:48 -0700 (PDT), Rick Ant
wrote:
> tell me how to use it?
> My system configuration is
> Intel PIII 82810 Northbridge and 82801 Southbridge 128 Mb Ram and 49LF004
> Flash ROM
> I want to embed coreboot and Linux into 49LF004, so it will become thin
> client which will c
hi,
I would just do
ln -s your_rom bios.bin && qemu -L . -hda /dev/null --nographic
of course ,if you want more stuff to play with, replace /dev/null with
your rootfs_qemu_img
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
amd_fam10_ht_sb_only.diff:
I am not sure about this patch. Not sure to add signed-off-by line.
Don't ack it before review it and say something.
My board is Fam10 + 1 HT SouthBridge. It is close to dbm690t. So I
set HT_CHAIN_UNITID_BASE as 0 and HT_CHAIN_END_UNITID_BASE as 1, even
though I don't kn
Uwe,
Here's the testing you requested o IRC earlier. I am confirming that
flashes are consistently successful and that everything appears to be
in order.
Thanks,
wt
w...@mediakitchen:~/test$ sudo
../projects/coreboot/coreboot-v3/util/flashrom/flashrom -Ewv
ex58ud4p.f8
flashrom v0.9.0-r631
More t
46 matches
Mail list logo
