[coreboot] P6T

2009-10-27 Thread Master Mkl
Hello folks! You are doing a great job! I buy a ASUS P6T (socket1366) with a broken VT-d. (VT-x Okay: vmx on) core i7 920. http://www.nabble.com/Re:-Re:-VT-D-RMRR-is-incorrect-p22022061.html I'd like to know if your project is still quite active, if you plan to support this motherboard, and

Re: [coreboot] [PATCH] Add kconfig menus for most chips et VIDEO_MB values

2009-10-27 Thread Joseph Smith
On Mon, 26 Oct 2009 20:12:33 -0700, ron minnich rminn...@gmail.com wrote: silly question: why, in a 45-line high window, does it only let me see 6 mainboards at a time in menuconfig? not sure? Would be oh-so-cool when demo'ing this to have the huge number of vendors show up ... Yes

[coreboot] [PATCH] Various x86emu fixes

2009-10-27 Thread Mark Marshall
Below are three small patches, they all seemed useful while I have been working with VGA option ROMs. Thanks for the great work. MM Use more care when implimenting the PCI BIOS functions. The 'CHECK' function seemed to be both wrong code and the wrong number, so I have just added the corrct

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread Maciej Pijanka
Hello as Uwe sugested, i checked abuild -a, and found one romcc prototype problem, fixed patch in attachment. best regards Maciej -- Maciej Pijanka, PLD-Linux Developer, Reg Linux user #133161 POE/Perl user coreboot-4869-prototypes-updated.patch Description: Binary data -- coreboot mailing

[coreboot] BIOS RAM in AMD SB7XX southbridges ?

2009-10-27 Thread Darmawan Salihun
What is the BIOS RAM in AMD SB7XX used for? Is it to buffer the BIOS contents from SPI flash chip prior to execution of the very first instruction? I recall that it's impossible to execute code directly in an SPI chip. or am I missing something? -- Regards, Darmawan Salihun

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread Myles Watson
Maciej, Thanks for the patch. I think most of it is ready to be committed. Index: src/lib/clog2.c === --- src/lib/clog2.c (revision 4869) +++ src/lib/clog2.c (working copy) @@ -7,6 +7,8 @@ /* Assume 8 bits per byte */

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread Maciej Pijanka
On 27/10/2009, Myles Watson myle...@gmail.com wrote: Maciej, Thanks for the patch. I think most of it is ready to be committed. Index: src/lib/clog2.c === --- src/lib/clog2.c (revision 4869) +++ src/lib/clog2.c (working

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread Myles Watson
On Tue, Oct 27, 2009 at 7:32 AM, Maciej Pijanka maciej.pija...@gmail.comwrote: On 27/10/2009, Myles Watson myle...@gmail.com wrote: Maciej, Thanks for the patch. I think most of it is ready to be committed. Index: src/lib/clog2.c

[coreboot] [v2] r4870 - trunk/coreboot-v2/src/mainboard/arima/hdama

2009-10-27 Thread svn
Author: myles Date: 2009-10-27 15:05:21 +0100 (Tue, 27 Oct 2009) New Revision: 4870 Modified: trunk/coreboot-v2/src/mainboard/arima/hdama/cache_as_ram_auto.c Log: Update arima/hdama to detect how many nodes there are. Compare to tyan/s2892. Fixes booting for Hugh. Various white space fixes

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread Maciej Pijanka
On 27/10/2009, Myles Watson myle...@gmail.com wrote: On Tue, Oct 27, 2009 at 7:32 AM, Maciej Pijanka maciej.pija...@gmail.comwrote: On 27/10/2009, Myles Watson myle...@gmail.com wrote: Maciej, Thanks for the patch. I think most of it is ready to be committed. Index:

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread Myles Watson
Acked-by: Myles Watson myle...@gmail.com Thanks, Myles -- coreboot mailing list: coreboot@coreboot.org http://www.coreboot.org/mailman/listinfo/coreboot

[coreboot] [v2] r4871 - in trunk/coreboot-v2: src/arch/i386/boot src/arch/i386/include src/arch/i386/lib src/boot src/devices src/include src/include/cpu/x86 src/include/device src/lib src/pc80 src/so

2009-10-27 Thread svn
Author: myles Date: 2009-10-27 15:29:29 +0100 (Tue, 27 Oct 2009) New Revision: 4871 Modified: trunk/coreboot-v2/src/arch/i386/boot/gdt.c trunk/coreboot-v2/src/arch/i386/boot/tables.c trunk/coreboot-v2/src/arch/i386/include/div64.h trunk/coreboot-v2/src/arch/i386/lib/exception.c

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread Myles Watson
On Tue, Oct 27, 2009 at 8:20 AM, Myles Watson myle...@gmail.com wrote: Acked-by: Myles Watson myle...@gmail.com Rev 4871. Thanks, Myles -- coreboot mailing list: coreboot@coreboot.org http://www.coreboot.org/mailman/listinfo/coreboot

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread ron minnich
In v3 IIRC we decided on an include file, lib.h, which had these sorts of nuisance prototypes. ron -- coreboot mailing list: coreboot@coreboot.org http://www.coreboot.org/mailman/listinfo/coreboot

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread Myles Watson
On Tue, Oct 27, 2009 at 8:58 AM, ron minnich rminn...@gmail.com wrote: In v3 IIRC we decided on an include file, lib.h, which had these sorts of nuisance prototypes. Something like that would be fine with me, but since we'd do it just to do it, not to make the code cleaner, maybe it's just as

[coreboot] [PATCH] smm files in top directory

2009-10-27 Thread Myles Watson
Add $(obj) paths for a couple of smm files so they don't end up in the top directory. Signed-off-by: Myles Watson myle...@gmail.com Thanks, Myles Index: svn/src/cpu/x86/smm/Makefile.inc === --- svn.orig/src/cpu/x86/smm/Makefile.inc

Re: [coreboot] [PATCH] smm files in top directory

2009-10-27 Thread ron minnich
On Tue, Oct 27, 2009 at 8:20 AM, Myles Watson myle...@gmail.com wrote: Add $(obj) paths for a couple of smm files so they don't end up in the top directory. Signed-off-by: Myles Watson myle...@gmail.com Acked-by: Ronald G. Minnich rminn...@gmail.com -- coreboot mailing list:

[coreboot] [v2] r4872 - trunk/coreboot-v2/src/cpu/x86/smm

2009-10-27 Thread svn
Author: myles Date: 2009-10-27 16:53:27 +0100 (Tue, 27 Oct 2009) New Revision: 4872 Modified: trunk/coreboot-v2/src/cpu/x86/smm/Makefile.inc Log: Add $(obj) paths for a couple of smm files so they don't end up in the top directory. Signed-off-by: Myles Watson myle...@gmail.com Acked-by:

Re: [coreboot] [PATCH] smm files in top directory

2009-10-27 Thread Myles Watson
On Tue, Oct 27, 2009 at 9:51 AM, ron minnich rminn...@gmail.com wrote: On Tue, Oct 27, 2009 at 8:20 AM, Myles Watson myle...@gmail.com wrote: Add $(obj) paths for a couple of smm files so they don't end up in the top directory. Signed-off-by: Myles Watson myle...@gmail.com Acked-by:

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread ron minnich
On Tue, Oct 27, 2009 at 8:17 AM, Myles Watson myle...@gmail.com wrote: Something like that would be fine with me, but since we'd do it just to do it, not to make the code cleaner, maybe it's just as good to put the prototypes by the functions. In the case of that function you need a proto

Re: [coreboot] small patch for prototypes and unused variables

2009-10-27 Thread Myles Watson
On Tue, Oct 27, 2009 at 10:10 AM, ron minnich rminn...@gmail.com wrote: On Tue, Oct 27, 2009 at 8:17 AM, Myles Watson myle...@gmail.com wrote: Something like that would be fine with me, but since we'd do it just to do it, not to make the code cleaner, maybe it's just as good to put the

[coreboot] [v2] r4873 - in trunk/coreboot-v2/src: cpu/amd/mtrr lib

2009-10-27 Thread svn
Author: myles Date: 2009-10-27 17:24:22 +0100 (Tue, 27 Oct 2009) New Revision: 4873 Modified: trunk/coreboot-v2/src/cpu/amd/mtrr/amd_mtrr.c trunk/coreboot-v2/src/lib/cbmem.c Log: Remove redundant declarations. Trivial. Signed-off-by: Myles Watson myle...@gmail.com Acked-by: Myles Watson

Re: [coreboot] [PATCH] Various x86emu fixes

2009-10-27 Thread ron minnich
These look really good to me anyway, maybe someone can give them a test? ron -- coreboot mailing list: coreboot@coreboot.org http://www.coreboot.org/mailman/listinfo/coreboot

[coreboot] [PATCH] Improve coreboot build output and eliminate some warnings

2009-10-27 Thread Uwe Hermann
Build-tested on ASUS P2B-F where 80% of the warnings are now gone. Uwe. -- http://www.hermann-uwe.de | http://www.randomprojects.org http://www.crazy-hacks.org | http://www.unmaintained-free-software.org Improve coreboot build output and eliminate some warnings: - Add static and const where

Re: [coreboot] BIOS RAM in AMD SB7XX southbridges ?

2009-10-27 Thread David Hendricks
On Tue, Oct 27, 2009 at 6:06 AM, Darmawan Salihun darmawan.sali...@gmail.com wrote: What is the BIOS RAM in AMD SB7XX used for? Looks like scratchpad memory to me. From the public dochttp://developer.amd.com/assets/43366_sb7xx_bdg_pub_1.00.pdf : 3.3 BIOS RAM The SB700 has 256 bytes of BIOS

Re: [coreboot] BIOS RAM in AMD SB7XX southbridges ?

2009-10-27 Thread Gregg Levine
On Tue, Oct 27, 2009 at 4:51 PM, David Hendricks dhend...@google.com wrote: On Tue, Oct 27, 2009 at 6:06 AM, Darmawan Salihun darmawan.sali...@gmail.com wrote: What is the BIOS RAM in AMD SB7XX used for? Looks like scratchpad memory to me. From the public doc: 3.3 BIOS RAM The SB700 has

Re: [coreboot] [PATCH] Improve coreboot build output and eliminate some warnings

2009-10-27 Thread Myles Watson
On Tue, Oct 27, 2009 at 1:40 PM, Uwe Hermann u...@hermann-uwe.de wrote: Build-tested on ASUS P2B-F where 80% of the warnings are now gone. Great. Index: src/arch/i386/boot/gdt.c === --- src/arch/i386/boot/gdt.c(Revision 4873)

Re: [coreboot] BIOS RAM in AMD SB7XX southbridges ?

2009-10-27 Thread David Hendricks
On Tue, Oct 27, 2009 at 2:04 PM, Gregg Levine gregg.drw...@gmail.comwrote: On Tue, Oct 27, 2009 at 4:51 PM, David Hendricks dhend...@google.com wrote: On Tue, Oct 27, 2009 at 6:06 AM, Darmawan Salihun darmawan.sali...@gmail.com wrote: What is the BIOS RAM in AMD SB7XX used for?

[coreboot] [v2] r4874 - in trunk/coreboot-v2: . src/arch/i386/boot src/arch/i386/lib src/console src/devices src/include/device src/northbridge/intel/i440bx src/southbridge/intel/i82371eb util/romcc u

2009-10-27 Thread svn
Author: uwe Date: 2009-10-27 22:49:33 +0100 (Tue, 27 Oct 2009) New Revision: 4874 Modified: trunk/coreboot-v2/Makefile trunk/coreboot-v2/src/arch/i386/boot/gdt.c trunk/coreboot-v2/src/arch/i386/boot/tables.c trunk/coreboot-v2/src/arch/i386/lib/pci_ops_auto.c

Re: [coreboot] [PATCH] Improve coreboot build output and eliminate some warnings

2009-10-27 Thread Uwe Hermann
On Tue, Oct 27, 2009 at 03:09:15PM -0600, Myles Watson wrote: With the %p: Acked-by: Myles Watosn myle...@gmail.com Thanks, r4874. Uwe. -- http://www.hermann-uwe.de | http://www.randomprojects.org http://www.crazy-hacks.org | http://www.unmaintained-free-software.org -- coreboot mailing

Re: [coreboot] [PATCH] ACPI updates + S3 Resume without hole at 31MB

2009-10-27 Thread Rudolf Marek
-BEGIN PGP SIGNED MESSAGE- Hash: SHA1 Hi, I have some questions: 1) is 0x600 as base for lowmem trampoline safe? it always makes me wonder, this was the reason why I did the realmode code which runs above 1MB ;) Maybe we can have that too and only copy the trampoline to the highmem save

[coreboot] [v2] r4875 - in trunk/coreboot-v2: . src/arch/i386 util/cbfstool util/sconfig

2009-10-27 Thread svn
Author: uwe Date: 2009-10-28 00:14:54 +0100 (Wed, 28 Oct 2009) New Revision: 4875 Modified: trunk/coreboot-v2/Makefile trunk/coreboot-v2/src/arch/i386/Makefile.inc trunk/coreboot-v2/util/cbfstool/Makefile.inc trunk/coreboot-v2/util/sconfig/config.g

Re: [coreboot] BIOS RAM in AMD SB7XX southbridges ?

2009-10-27 Thread Carl-Daniel Hailfinger
On 27.10.2009 21:51, David Hendricks wrote: On Tue, Oct 27, 2009 at 6:06 AM, Darmawan Salihun wrote What is the BIOS RAM in AMD SB7XX used for? Looks like scratchpad memory to me. From the public dochttp://developer.amd.com/assets/43366_sb7xx_bdg_pub_1.00.pdf : 3.3 BIOS RAM The

Re: [coreboot] BIOS RAM in AMD SB7XX southbridges ?

2009-10-27 Thread Carl-Daniel Hailfinger
On 27.10.2009 14:06, Darmawan Salihun wrote: What is the BIOS RAM in AMD SB7XX used for? Is it to buffer the BIOS contents from SPI flash chip prior to execution of the very first instruction? No. I recall that it's impossible to execute code directly in an SPI chip. Yes, but the