On 10.12.2009 23:00, Michael Lustfield wrote:
> I created a team/project in Launcpad so this branch can be imported
> into a bazaar branch.
>
> The project exists on there and is waiting to be imported. This will
> mirror your svn repository and offer to let others pull via bzr.
>
> I don't know th
On Wed, Dec 9, 2009 at 2:57 AM, Andrew Goodbody
wrote:
> Luc Verhaegen wrote:
>>
>> We have 892 bytes to our disposal in cmos. We can reserve 128 for
>> board/cmos versioning, and reserve even 256 for the bootloader, and still
>> have 512bytes left for coreboot options, which is tons when bits are
that's pretty quick. Looking forward to it. Thanks :-)
On 12/9/09, Bao, Zheng wrote:
> Now the code is being reviewed by the law department to make sure there
> isn't anything breaking the rules.
>
> Zheng
>
> -Original Message-
> From: coreboot-bounces+zheng.bao=amd@coreboot.org
> [m
> I made it compile and it worked I get till filo payload after that it
> stucks because:
> Error 18: Selected cylinder exceeds maximum supported by BIOS
>
> but I thing thats a minor problem the most important thing is that the old
> revision worked.
>
I'd like to see it work for you with Kconfig
#152: v3 Geode cs5536 UART2 wrongly configured
---+
Reporter: edwin_beas...@… | Owner: somebody
Type: defect | Status: new
Priority: maj
#151: v3 Geode cs5536 UART2 wrongly configured
---+
Reporter: edwin_beas...@… | Owner: somebody
Type: defect | Status: new
Priority: maj
Rudolf Marek escribió:
> Hi,
>
> Good news!
>
> Please can you try the newer once? Also, I would recommend to use
> seabios and ./buildtarget build method for this board because I think
> kconfig was not tested.
>
> I would suggest to go up to revision like 4096 ;) or go like binary
> search to fi
Hi,
Good news!
Please can you try the newer once? Also, I would recommend to use seabios and
./buildtarget build method for this board because I think kconfig was not tested.
I would suggest to go up to revision like 4096 ;) or go like binary search to
find out where it broke. So if 4096 wo
Knut Kujat escribió:
> Rudolf Marek escribió:
>
>> Hi,
>>
>> Can you test with revision 3593?
>>
>> I think you will need to do - buildtarget stuff ;)
>>
>> Rudolf
>>
>>
> Hi,
>
> It fails compiling and don't know exactly why:
>
> gcc -m32 -nostdlib -nostartfiles -static -o coreboot -T lds
Michael Lustfield escribió:
> I guess I missed part of this.. Here's lspci run as root.
>
> The system is a Sony Vaio VGN-FZ240E. I hope this help more.
>
Wow, a Vaio. Would like to know how do you manage a BIOS recovery once
you flashed the chip with a not working .rom? Do you actually have to
put
Rudolf Marek escribió:
> Hi,
>
> Can you test with revision 3593?
>
> I think you will need to do - buildtarget stuff ;)
>
> Rudolf
>
Hi,
It fails compiling and don't know exactly why:
gcc -m32 -nostdlib -nostartfiles -static -o coreboot -T ldscript.ld crt0.o
nm -n coreboot | sort > coreboot.map
Luc Verhaegen wrote:
We have 892 bytes to our disposal in cmos. We can reserve 128 for
board/cmos versioning, and reserve even 256 for the bootloader, and
still have 512bytes left for coreboot options, which is tons when bits
are used properly and when strings are not used.
Most boards I have
Rudolf Marek escribió:
> Hi,
>
> Can you test with revision 3593?
OK, I'll try it !
>
> I think you will need to do - buildtarget stuff ;)
>
> Rudolf
Thx
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Hi,
Can you test with revision 3593?
I think you will need to do - buildtarget stuff ;)
Rudolf
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Rudolf Marek escribió:
> Hi,
>
> Sorry I did not find time to test on mine board (if it still boots).
> Your PCI stuff looks normal. Can you try with just one DDR module?
>
> Rudolf
Hello,
I already tried switching DDR modules in different positions and of
course with only one to test if one of th
Hi,
Sorry I did not find time to test on mine board (if it still boots). Your PCI
stuff looks normal. Can you try with just one DDR module?
Rudolf
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Myles Watson escribió:
>
> I tried pushing the stuck to 2000 4000 and even 2 but nothing
> it still stucks at the same place: setting up some printk I found
> out that it hangs :
>
> void pci_write_config16(device_t dev, unsigned where, uint16_t val)
> {
> struct bus
17 matches
Mail list logo