Patrick Georgi wrote:
> Also, build.h is atomically generated by writing to some other
> file, then renaming.
> + printf "#define COREBOOT_VERSION \"$(KERNELVERSION)\"\n" >
> $(obj)/build.ht
> + printf "#define COREBOOT_EXTRA_VERSION \"$(COREBOOT_EXTRA_VERSION)\"\n"
> >> $(obj)/build.ht
Acked-by: Ronald G. Minnich
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Acked-by: Ronald G. Minnich
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Hi,
attached patch helps with parallel make (make -j) on Kconfig builds on
my system.
Basically, $(obj)/build.h is made an explicit dependency of all the
various object files, so make doesn't try to build any of these with
build.h not around.
Also, build.h is atomically generated by writing to s
Hi,
attached patch adds the getopt tool to crossgcc. In case it doesn't
exist in the system (eg. mingw), it's compiled and added to the path.
The getopt implementation is taken from dragonflybsd, thus cleanly
sublicensable to GPL, given that it's 3-clause BSD licensed.
Besides, it's never linked
Author: oxygene
Date: 2010-01-27 20:55:01 +0100 (Wed, 27 Jan 2010)
New Revision: 5060
Modified:
trunk/src/southbridge/amd/cs5536/Kconfig
Log:
reformat Kconfig file, too.
Signed-off-by: Patrick Georgi
Acked-by: Patrick Georgi
Modified: trunk/src/southbridge/amd/cs5536/Kconfig
==
Am 27.01.2010 19:34, schrieb ron minnich:
> Acked-by: Ronald G. Minnich
Committed with some styleguide fixes, r5059
Thanks,
Patrick
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Author: oxygene
Date: 2010-01-27 20:20:29 +0100 (Wed, 27 Jan 2010)
New Revision: 5059
Modified:
trunk/src/northbridge/amd/lx/Kconfig
trunk/src/northbridge/amd/lx/grphinit.c
trunk/src/northbridge/amd/lx/northbridgeinit.c
trunk/src/southbridge/amd/cs5536/Kconfig
Log:
Add the MSR writes t
Author: oxygene
Date: 2010-01-27 19:19:33 +0100 (Wed, 27 Jan 2010)
New Revision: 5058
Modified:
trunk/src/northbridge/amd/lx/northbridge.c
Log:
Change memory map of geode lx: 768kb-systop is a
single range.
This change allows both seabios and filo to boot
linux successfully (which was confused
Acked-by: Ronald G. Minnich
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
This patch adds the MSR writes that are needed to provide VGA legacy routing
for the Geode LX .
- Added appropriate Kconfig defines to provide 8mb of VGA ram
allocation
- Added the Kconfig defines to cover TSC calibration from TIMER2 and
UDELAY setup
- Two small warnin
That looks great
ron
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Am 27.01.2010 18:26, schrieb ron minnich:
> Could we go from 768 to comething like:
> 0xc * 65536 or something? Make it really clear that it's the C segment?
>
> Rather than commented-out code, maybe a descriptive comment so people
> who come later can know what you did? The resource code can be
>
- ram_resource(dev, idx++, 768, 1024); // c-f are usable
- ram_resource(dev, idx++, 1024, tomk - 1024);//
Systop - 1 MB -> KB
+ //ram_resource(dev, idx++, 768, 1024); // c-f are usable
+ ram_resource(dev, idx++, 768, tomk -
This patch adds e- and f-segment as an available RAM area on the AMD
lx-northbridge platforms and fixes FILO compatibility
- Allows SeaBios to become resident correctly
- Prevents Linux kernel resource problems when booted with FILO and
VGA MSR's written
- Allows use of
This patch adds e- and f-segment as an available RAM area on the AMD
lx-northbridge platforms and fixes FILO compatibility
- Allows SeaBios to become resident correctly
- Prevents Linux kernel resource problems when booted with FILO and
VGA MSR's written
- Allows use of
On Mon, 18 Jan 2010 15:26:40 +0100, wrote:
> Hi,
>
> What is the current status/plan for intel 854 chipset based devises? The
> reason is, that I have one Tatung STB5000, which looks like IP1150 "copy"
> except the CPU is intel 1,4GHz and no CF, but bios chip (SST 47LF008A) is
> used. It would
Knut Kujat escribió:
> I haven't tried with a unpatched version of memtest86+ 4.0 and it works
>
typo!! I meant I HAVE tried memtest86+ 4.0 with a non patched version
and vendor BIOS and it worked.
> with vendor BIOS. Now with the patched version it halts with coreboot
> without error messages
18 matches
Mail list logo
