Author: stepan
Date: Sun Mar 28 17:11:56 2010
New Revision: 5306
URL: https://tracker.coreboot.org/trac/coreboot/changeset/5306
Log:
drop __ROMCC__ define checks.. __PRE_RAM__ is what the code should be looking
for.
Signed-off-by: Stefan Reinauer ste...@coresystems.de
Acked-by: Stefan Reinauer
Dear coreboot readers!
This is the automatic build system of coreboot.
The developer stepan checked in revision 5306 to
the coreboot repository. This caused the following
changes:
Change Log:
drop __ROMCC__ define checks.. __PRE_RAM__ is what the code should be looking
for.
Signed-off-by:
While I think this patch is great and we definitely need it, there are
some things I'd like to discuss and improve, or back out if possible...
On 3/27/10 6:18 PM, repository service wrote:
-all: $(obj)/config.h coreboot
+all: $(obj)/config.h $(obj)/build.h coreboot
endif
This will make
Author: stepan
Date: Sun Mar 28 23:26:54 2010
New Revision: 5307
URL: https://tracker.coreboot.org/trac/coreboot/changeset/5307
Log:
drop unneeded __ROMCC__ checks when the check for __PRE_RAM__ is more
appropriate. Also, factor out post_code() for __PRE_RAM__ code and drop it from
some
Author: stepan
Date: Sun Mar 28 23:30:23 2010
New Revision: 5308
URL: https://tracker.coreboot.org/trac/coreboot/changeset/5308
Log:
drop post_code()
Signed-off-by: Stefan Reinauer ste...@coresystems.de
Acked-by: Stefan Reinauer ste...@coresystems.de
Modified:
Author: stepan
Date: Sun Mar 28 23:31:30 2010
New Revision: 5309
URL: https://tracker.coreboot.org/trac/coreboot/changeset/5309
Log:
Add a non-time consuming version of ram check so we can print a decent error
rather than looping on non-working ram.
Signed-off-by: Stefan Reinauer
Dear coreboot readers!
This is the automatic build system of coreboot.
The developer stepan checked in revision 5307 to
the coreboot repository. This caused the following
changes:
Change Log:
drop unneeded __ROMCC__ checks when the check for __PRE_RAM__ is more
appropriate. Also, factor out
Does this patch make sense?
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: i...@coresystems.de • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.:
Dear coreboot readers!
This is the automatic build system of coreboot.
The developer stepan checked in revision 5308 to
the coreboot repository. This caused the following
changes:
Change Log:
drop post_code()
Signed-off-by: Stefan Reinauer ste...@coresystems.de
Acked-by: Stefan Reinauer
repository service wrote:
+++ trunk/src/lib/ramtest.c Sun Mar 28 23:31:30 2010(r5309)
..
+void quick_ram_check(void)
Great!
+++ trunk/src/mainboard/kontron/986lcd-m/romstage.c Sun Mar 28 23:31:30
2010(r5309)
..
+ quick_ram_check();
Maybe not so great. Rather than
On 3/29/10 12:52 AM, Peter Stuge wrote:
+quick_ram_check();
Maybe not so great. Rather than adding this function call to each and
every romstage, could we figure out a way to keep it centrally
instead? Maybe controlled by an NVRAM option?
It's not intended as an option.
--
Stefan Reinauer wrote:
+ quick_ram_check();
Maybe not so great. Rather than adding this function call to each and
every romstage, could we figure out a way to keep it centrally
instead? Maybe controlled by an NVRAM option?
It's not intended as an option.
No problem. But is
The attached patch adds code required for initializing the ACPI/power
management/SMBus subdevice of PIIX4.
This is required for properly placing the I/O ports for power
management functionalities, which in turn will be required for future
ACPI work. Speaking of which, I based these ports at
On Fri, Mar 26, 2010 at 4:34 AM, Stefan Reinauer ste...@coresystems.dewrote:
On 3/6/10 9:24 PM, yhlu wrote:
On Fri, Mar 5, 2010 at 10:26 AM, ron minnich rminn...@gmail.com wrote:
What would coreboot need to do to support IPMI BMC?
need to use BT or KCS interface to tell FRU list esp
14 matches
Mail list logo
