On Thursday, February 20, 2014 12:11:58 AM Paul Menzel wrote:
> Until this is done, such data is lost and it is not nice to ask users to
> rerun stuff again with such a patch. So please, could we just decide on
> a name for the serial/USB debug log file and be done with this? Not a
> lot of people
On Sun, 16 Feb 2014 14:51:47 -0500
Kevin O'Connor wrote:
> There's also no cursor, which can probably be enhanced as
> well.
Yes, I tested more, with seabios directly as a payload, for giving my
old Lenovo x60 to someone and spending less time right now to explain
him how to configure well grub to
On 02/20/2014 12:56 AM, Vladimir 'φ-coder/phcoder' Serbinenko wrote:
You do not get raminit debug output printed in ramstage.
Unfortunately, the case of incompatible DIMMs seems to be common one
with recent AGESA ports so information from romstage what DIMMs have
worked is actually relevant.
Am Mittwoch, den 19.02.2014, 23:56 +0100 schrieb Vladimir 'φ-coder/phcoder'
Serbinenko:
> >
> > You do not get raminit debug output printed in ramstage.
> >
> > Unfortunately, the case of incompatible DIMMs seems to be common one
> > with recent AGESA ports so information from romstage what DIMM
>
> You do not get raminit debug output printed in ramstage.
>
> Unfortunately, the case of incompatible DIMMs seems to be common one
> with recent AGESA ports so information from romstage what DIMMs have
> worked is actually relevant.
Just read this data from registers and print it.
>
> Kyösti
On 02/20/2014 12:28 AM, Vladimir 'φ-coder/phcoder' Serbinenko wrote:
On 19.02.2014 23:03, Paul Menzel wrote:
Am Mittwoch, den 19.02.2014, 00:47 +0100 schrieb Vladimir 'φ-coder/phcoder'
Serbinenko:
On 19.02.2014 00:18, Paul Menzel wrote:
But in general I think I agree with Vladimir. CBMEM cons
Paul, your idea is a non-starter, so let's wind this conversation up, ok?
ron
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 19.02.2014 23:03, Paul Menzel wrote:
> Am Mittwoch, den 19.02.2014, 00:47 +0100 schrieb Vladimir 'φ-coder/phcoder'
> Serbinenko:
>> On 19.02.2014 00:18, Paul Menzel wrote:
>>> But in general I think I agree with Vladimir. CBMEM console should be
>>> supported and if not then that should
Dear coreboot folks,
looking through `src/console/Kconfig` I noticed
if SOUTHBRIDGE_INTEL_BD82X6X && DEFAULT_CONSOLE_LOGLEVEL_8
# Only visible with the right southbridge and loglevel.
config DEBUG_INTEL_ME
bool "Verbose logg
Am Mittwoch, den 19.02.2014, 00:47 +0100 schrieb Vladimir 'φ-coder/phcoder'
Serbinenko:
> On 19.02.2014 00:18, Paul Menzel wrote:
> >>> > > But in general I think I agree with Vladimir. CBMEM console should be
> >>> > > supported and if not then that should be fixed.
> > I also agree, but it’ll ta
Mohit Gupta wrote:
> Don't understand why Intel has made DRAM controller setup/Ram-init
> documentation NDA,
Many people wonder about the same thing. It's not clear.
> and have made chipset documentation public
The chipset docs aren't really published. Only some parts of them.
> *
Nitin Issac Joy wrote:
> I am Nitin Issac Joy, 2nd Year Computer Science Engineering Student from
> India, wanting to contribute to coreboot. I want more hand-on experience
> with ASM and interfacing which is the reason why I am doing this.
>
> I know more than basic ASM, well versed in C.
That's
12 matches
Mail list logo
