On Saturday, April 05, 2014 08:21:21 PM Vladimir 'φ-coder/phcoder' Serbinenko
wrote:
> On 05.04.2014 19:02, mrnuke wrote:
> > When an event happens, on the other hand, like a hotkey, or AC is removed,
> > it does not generate an SCI that would lead to a query call (_Qxx).
> > Instead it spits out
On 05.04.2014 19:02, mrnuke wrote:
> When an event happens, on the other hand, like a hotkey, or AC is removed, it
> does not generate an SCI that would lead to a query call (_Qxx). Instead it
> spits out an SMI. I know for a fact that the SCI and SMI GPEs are where we
> expect them to be.
What
So, in messing with this Pavilion m6_1935dx, I was able to get most of the EC
running as expected. It seems that, at least the (ACPI) register layout is the
same. We can get good battery _and_ AC indicators from it.
When we query the EC (say, doing a cat /sys/class/power/AC/online), it
responds
So, in messing with this Pavilion m6_1935dx, I was able to get most of the EC
running as expected. It seems that, at least the (ACPI) register layout is the
same. We can get good battery _and_ AC indicators from it.
When we query the EC (say, doing a cat /sys/class/power/AC/online), it
responds
2014-04-05 1:24 GMT+02:00 Yuval Adam :
> The P965/ICH8 combo is suspiciously lacking from the coreboot supported
> chipsets.
Who knows how similar i945 is to i965 ;)
> I have a motherboard that might be fit for development on these chipsets
> (Gigabyte GA-965P-DS3) and I'm curious about taking a
2014-04-05 15:48 GMT+02:00 Luc Verhaegen :
> On Sat, Apr 05, 2014 at 03:20:08PM +0200, Rudolf Marek wrote:
>> Hi all,
>>
>> I think there is OpenRadeonBios. The problem is that thhe AtomBIOS
>> bytecode is vendor specific blob, which cannot be in principle released
>> by AMD because it is written
On Sat, Apr 05, 2014 at 03:20:08PM +0200, Rudolf Marek wrote:
> Hi all,
>
> I think there is OpenRadeonBios. The problem is that thhe AtomBIOS
> bytecode is vendor specific blob, which cannot be in principle released
> by AMD because it is written by board manufacturers for specific wireup
> of
Hi all,
I think there is OpenRadeonBios. The problem is that thhe AtomBIOS bytecode is
vendor specific blob, which cannot be in principle released by AMD because it is
written by board manufacturers for specific wireup of graphical output. This is
what I have learnt when I was interested in t
On Sat, Apr 05, 2014 at 10:41:18AM +0200, eche...@free.fr wrote:
>
> Naive question : Is it too late to find a remedy to that? Why?
This was mid 2007 til early 2009.
Have you seen any ATI documentation since then?
Have you seen anyone trying to write proper C display code for radeon hw
since th
Hi Yuval,
someone who has experience porting chipsets could add support for this
i965 chipset with maybe 6-12 months of fulltime work. This is of course
under the (unlikely) assumption that full documentation is available. If
you're doing it as a hobby and have to learn firmware development first,
- Mail d'origine -
De: Luc Verhaegen
À: mrnuke
Cc: ron minnich , coreboot@coreboot.org
Envoyé: Sat, 05 Apr 2014 03:21:07 +0200 (CEST)
Objet: Re: [coreboot] AMD doesn't get it either in some ways(the
bastards!!!)
> On Fri, Apr 04, 2014 at 12:38:07PM -0500, mrnuke wrote:
> > On Fr
11 matches
Mail list logo
