On Thu, Oct 13, 2011 at 08:04:27PM +0200, ger...@coreboot.org wrote:
the following patch was just integrated into master:
commit 7f8e685996f65f2c67d1113fcfaab33ccc385da7
Author: Stefan Reinauer reina...@chromium.org
Date: Wed Jun 1 14:01:46 2011 -0700
Load an IDT with NULL limit
On Tue, Jun 21, 2011 at 11:10:07AM +0200, Patrick Georgi wrote:
Am 21.06.2011 um 10:54 schrieb Paul Menzel
paulepan...@users.sourceforge.net:
Also, a wiki account would be nice if possible.
»If you don't have an account and wish to contribute contact
Stefan Reinauer or
On Tue, Jun 21, 2011 at 01:09:10AM +0200, Cristian Măgherușan-Stanciu wrote:
I documented the latest developments (git and crossgcc) at
http://www.coreboot.org/Build_HOWTO. Please someone double-check.
Thanks, looks good in general, I tweaked one or two little things in addition.
Uwe.
--
On Wed, Jun 08, 2011 at 07:24:39PM -0700, David Hendricks wrote:
On Wed, Jun 8, 2011 at 5:16 PM, Peter Stuge pe...@stuge.se wrote:
Paul Menzel wrote:
http://review.coreboot.org/12
opening that URL I see that Sven uploaded a second iteration.
I think I would like to get later
On Thu, Jun 09, 2011 at 10:05:47AM +0200, ger...@coreboot.org wrote:
the following patch was just integrated into master:
commit 129a1dee1bef60b78439dc505d2671a28ca23a3d
Author: Sven Schnelle sv...@stackframe.org
Date: Sun Jun 5 20:47:49 2011 +0200
H8 EC: add volume CMOS setting
On Wed, Dec 01, 2010 at 10:35:41AM -0700, Marc Jones wrote:
Acked-by: Marc Jones marcj...@gmail.com
Just for archival purposes, this was r6136.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list:
On Sat, Feb 19, 2011 at 02:12:28AM +0200, Alex G. wrote:
With the K8T800/M800 patch, the PCI IDs for the VIA chrome were moved
to pci_ids.h. The PCI ID for K8M890 chrome was copied incorrectly.
(3220 instead of 3230).
This patch defines the corect PCI ID for this device.
Indeed. Thanks,
On Mon, Apr 11, 2011 at 08:52:56AM +0200, Ruud Schramp (DT) wrote:
Updated
Signed-off-by: Ruud Schramp schr...@holmes.nl
Thanks, r6484 with some minor cosmetic changes.
Can you post a full dump of all LDNs (0-15) using isadump? Maybe you can
guess a few more LDN names at least, judging from
On Mon, Mar 28, 2011 at 09:48:43PM +0200, Prakash Punnoor wrote:
This patch adds support for dumping registers of Nuvoton W83627DHG-P/-PT.
Signed-off-by: Prakash Punnoor prak...@punnoor.de
Thanks, committed as r6468, including the revert of the last patch.
I cross-checked against the
Hi,
On Tue, Feb 01, 2011 at 11:58:04AM +0100, Sven Schnelle wrote:
this patch adds the NSC PC87382 to superiotool. It is a rather small
'superio' device, containing one Serial Port, one Infrared Port, GPIO
and a Docking LPC switch. It is used in various Thinkpads.
It adds 0x164e/0x16ef to
On Tue, Feb 01, 2011 at 09:08:38AM +0100, Sven Schnelle wrote:
this patch adds support for the Lenovo PMH7 (Power Management Hardware
Hub) found in most recent (starting with X60/T60 AFAIK) Lenovo/IBM
Laptops. Please ignore the previous version, as it missed the
src/ec/Kconfig file.
On Tue, Dec 28, 2010 at 08:23:34PM +0100, Marc Bertens wrote:
Signed-off: Marc Bertens mbert...@xs4all.nl
Thanks, committed in r6247 with some whitespace fixes and:
- Drop some more unused #includes from mainboard.c.
- Drop / comment out devicetree.cb entries for off devices.
Uwe.
--
On Fri, Dec 31, 2010 at 07:57:34AM +0100, Stefan Reinauer wrote:
On 12/30/10 10:48 PM, Nils wrote:
- {0x,{0x, 0x}},
+ {0x,{0x, 0x}},
I don't think we should capitalize hexadecimal
On Thu, Dec 30, 2010 at 11:56:18AM +0100, Stefan Reinauer wrote:
On 12/30/10 5:04 AM, She, Kerry wrote:
add amd sb800 southbridge support
Signed-off-by: Kerry She kerry@amd.com
Dear Kerry,
thanks a lot for making this possible.
Regards,
Stefan
Acked-by: Stefan Reinauer
On Tue, Dec 21, 2010 at 11:01:23PM -0500, Keith Hui wrote:
Signed-off-by: Keith Hui buu...@gmail.com
Thanks, r6206.
We should convert all CAR-using chipsets/boards to use printk() always,
indeed. I might post further patches for that at some point.
Uwe.
--
http://hermann-uwe.de |
On Sat, Dec 18, 2010 at 02:19:48AM +0100, Patrick Georgi wrote:
attached to this mail you'll find support for the Intel Poulsbo chipset, the
first iteration of their System Controller Hub (SCH) designs that integrate
northbridge and southbridge into a single chip.
Great stuff, thanks a lot!
On Wed, Dec 15, 2010 at 09:02:16PM -0800, Stefan Reinauer wrote:
On 12/15/10 1:05 AM, Uwe Hermann wrote:
However, please refrain from removing the verb adding code from those
boards that actually have sound jacks. It makes no sense to remove the
codecs and add the same code later on. Instead
On Sun, Nov 28, 2010 at 01:19:18AM +0100, Idwer Vollering wrote:
Add support for dumping the MSRs on model_f2x and dumping GPIOs and PM
registers on ICH5.
Add ICH5 and i865 to the supported chips list.
Enable the dumping of BAR6 on i865.
Signed-off-by: Idwer Vollering vid...@gmail.com
On Thu, Dec 16, 2010 at 03:41:51AM +0100, Stefan Reinauer wrote:
Acked-by: Stefan Reinauer ste...@coreboot.org
Thanks, r6183.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list:
On Thu, Dec 16, 2010 at 03:40:12AM +0100, Stefan Reinauer wrote:
Acked-by: Stefan Reinauer ste...@coreboot.org
Thanks, r6184.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list:
On Thu, Nov 25, 2010 at 08:42:54PM +0100, Uwe Hermann wrote:
On Thu, Nov 25, 2010 at 10:50:19AM +, Mark Marshall wrote:
All of the blocks of code you are removing to a config_u32 and a
config_u8 write. The code you've added does a config_u32 and a
config_u16 write. Is this correct
On Sat, Dec 11, 2010 at 01:29:09PM -0800, Stefan Reinauer wrote:
On 12/11/10 12:57 PM, Peter Stuge wrote:
Uwe Hermann wrote:
Cleanup up HD audio codec / hda_verb.h files.
..
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Acked-by: Peter Stuge pe...@stuge.se
Thanks, r6180.
However
See patch.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
Add TINY_BOOTBLOCK support for the SiS966 southbridge.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/southbridge/sis/sis966/Kconfig
On Mon, Dec 13, 2010 at 07:43:49AM +0100, Peter Stuge wrote:
Acked-by: Peter Stuge pe...@stuge.se
Thanks, r6170.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
-by: Uwe Hermann u...@hermann-uwe.de
Index: src/mainboard/asus/Kconfig
===
--- src/mainboard/asus/Kconfig (Revision 6169)
+++ src/mainboard/asus/Kconfig (Arbeitskopie)
@@ -27,6 +27,8 @@
bool A8V-E SE
config BOARD_ASUS_A8V_E_DELUXE
.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/mainboard/supermicro/h8dmr/hda_verb.h
===
--- src/mainboard/supermicro/h8dmr/hda_verb.h (Revision 6160)
+++ src/mainboard/supermicro/h8dmr/hda_verb.h (Arbeitskopie)
@@ -1,99
On Wed, Dec 08, 2010 at 10:02:17AM -0800, Stefan Reinauer wrote:
Acked-by: Stefan Reinauer ste...@coreboot.org
Thanks, r6156.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list:
On Fri, Dec 10, 2010 at 09:19:44PM +0800, Bao, Zheng wrote:
Running result.
superiotool r6131
Found Winbond W83527HG (id=0xb0, rev=0x73) at 0x2e
The documentation is not available yet.
Signed-off-by: Zheng Bao zheng@amd.com
Acked-by: Uwe Hermann u...@hermann-uwe.de
Please use
.
Use select TINY_BOOTBLOCK in the southbridge, not individual boards.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/southbridge/amd/sb700/Kconfig
===
--- src/southbridge/amd/sb700/Kconfig (Revision 6157)
+++ src/southbridge
On Tue, Dec 07, 2010 at 11:11:23PM +0100, Stefan Reinauer wrote:
* Stefan Reinauer ste...@coreboot.org [101207 23:06]:
* Patrick Georgi patr...@georgi-clan.de [101207 16:35]:
Am 06.12.2010 23:45, schrieb Uwe Hermann:
See patch.
src/cpu/Kconfig defines CACHE_AS_RAM to !ROMCC, so I
On Tue, Dec 07, 2010 at 11:05:19PM +0100, Stefan Reinauer wrote:
Hi Uwe,
good approach!
* Uwe Hermann u...@hermann-uwe.de [101206 23:45]:
Move select CACHE_AS_RAM lines from boards into CPU socket.
I generally like this idea, but that is not the only thing the patch
does. If it did
On Sat, Nov 27, 2010 at 10:18:01AM +0100, Tobias Diedrich wrote:
Since it's amd specific (in a sense that it's not much benefit and only
used on amd based boards), we should move it to cpu/amd/acpi or
cpu/amd/amdk8/acpi?
It doesn't look amd-specific though.
At the very least the STA_*
/Kconfig, and remove it from the
individual boards and the individual sockets using model_fxx/model_10xxx.
Do the same for Intel CPUs/sockets where all boards use CAR.
This is abuild-tested.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/cpu/amd/socket_940/Kconfig
On Sat, Dec 04, 2010 at 11:05:23AM +0100, Rudolf Marek wrote:
Acked-by: Rudolf Marek r.ma...@assembler.cz
Thanks, r6140.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
On Thu, Dec 02, 2010 at 05:46:49PM -0700, Marc Jones wrote:
Tested on IEI Kino Fam10 mainboard. Can someone test that this works
on some other mainboards, maybe Intel or Via based?
ScottD and Patrick have tested on a few platforms. Has anyone else
tested this? Are we ready for an Ack?
.
Good riddance.
Acked-by: Uwe Hermann u...@hermann-uwe.de
And yes, I think we should do the same on a bunch of other chipsets
indeed.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot
On Wed, Dec 01, 2010 at 08:46:56PM +0100, Tobias Diedrich wrote:
Signed-off-by: Tobias Diedrich ranma+coreb...@tdiedrich.de
Looks good (though not tested on hardware by me).
Acked-by: Uwe Hermann u...@hermann-uwe.de
Index: src/arch/i386/boot/acpi.c
), but it's a start, and
should be self contained.
==
Allow user to relocate .config by using the DOTCONFIG variable.
Make abuild use that.
Signed-off-by: Patrick Georgi patr...@georgi-clan.de
Acked-by: Uwe Hermann u...@hermann-uwe.de
I built a few boards with abuild, seems to work fine
On Tue, Nov 30, 2010 at 10:14:05PM +0100, Rudolf Marek wrote:
The patch just make the power LED on.
Signed-off-by: Rudolf Marek r.ma...@assembler.cz
Acked-by: Uwe Hermann u...@hermann-uwe.de
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http
-by: Tobias Diedrich ranma+coreb...@tdiedrich.de
...this solution looks nice and readable too.
Acked-by: Uwe Hermann u...@hermann-uwe.de
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot
On Sat, Nov 27, 2010 at 12:02:46PM +0100, Tobias Diedrich wrote:
Add acpi_is_wakeup_early to i82371eb and P2B.
Build fix for src/arch/i386/boot/acpi.c if !CONFIG_SMP
Also check for acpi_slp_type 2 in acpi_is_wakeup, since S2
uses the same acpi wakeup vector as S3.
Other chipsets so far only
On Fri, Nov 26, 2010 at 06:21:58PM +0100, Patrick Georgi wrote:
Acked-by: Patrick Georgi patr...@georgi-clan.de
Thanks, r6124.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list:
On Fri, Nov 26, 2010 at 06:23:48PM +0100, Patrick Georgi wrote:
Acked-by: Patrick Georgi patr...@georgi-clan.de
Thanks, r6125.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list:
chipsets do.
This is also a requirement for switching to TINY_BOOTBLOCK later.
x6dhe_g2/romstage.c: This one was buggy anyway, used the wrong PCI ID
(probably copy-paste from some other chipset).
s2735/romstage.c: This one didn't have any such function at all, add it.
Signed-off-by: Uwe Hermann u
On Wed, Nov 24, 2010 at 06:48:12PM -0800, Stefan Reinauer wrote:
Acked-by: Stefan Reinauer ste...@coreboot.org
Thanks, r6123.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list:
of hardcoding.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/southbridge/amd/amd8111/Kconfig
===
--- src/southbridge/amd/amd8111/Kconfig (Revision 6123)
+++ src/southbridge/amd/amd8111/Kconfig (Arbeitskopie)
@@ -20,8 +20,9
' as device_t variable name.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/southbridge/broadcom/bcm5785/Kconfig
===
--- src/southbridge/broadcom/bcm5785/Kconfig (Revision 6123)
+++ src/southbridge/broadcom/bcm5785/Kconfig
See patch.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
AMD SB600: Add TINY_BOOTBLOCK support.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/southbridge/amd/sb600/Kconfig
On Thu, Nov 25, 2010 at 10:50:19AM +, Mark Marshall wrote:
All of the blocks of code you are removing to a config_u32 and a
config_u8 write. The code you've added does a config_u32 and a
config_u16 write. Is this correct? Also the addresses that the
writes go to are different - the
, as it's used in
multiple files).
Abuild-tested.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/southbridge/nvidia/mcp55/mcp55.h
===
--- src/southbridge/nvidia/mcp55/mcp55.h (Revision 6122)
+++ src/southbridge/nvidia/mcp55
no new board can reintroduce such code.
==
Make smp_write_bus static (local scope), to prevent new boards from
using it directly again.
Signed-off-by: Patrick Georgi patr...@georgi-clan.de
Acked-by: Uwe Hermann u...@hermann-uwe.de
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http
On Wed, Oct 27, 2010 at 08:50:19PM +, Jonathan A. Kollasch wrote:
Move CK804_PCI_E_X and CK804B_PCI_E_X defines (which have been 4 by
default on all boards) into Kconfig.
For bookkeeping: An updated patch has been committed as r6109.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
On Sun, Oct 24, 2010 at 03:27:33PM +0200, Uwe Hermann wrote:
On Mon, Oct 11, 2010 at 09:24:07PM +0200, Peter Stuge wrote:
Uwe Hermann wrote:
Factor out a few commonly duplicated functions from northbridge.c.
The following functions are moved to devices/device_util.c
, as
that's the default anyway)
Signed-off-by: Patrick Georgi patr...@georgi-clan.de
Acked-by: Uwe Hermann u...@hermann-uwe.de
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
http
On Sat, Nov 20, 2010 at 09:07:05PM +0100, Patrick Georgi wrote:
Acked-by: Patrick Georgi patr...@georgi-clan.de
Thanks, r6100.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list:
, but I didn't test on hardware either (yet).
Acked-by: Uwe Hermann u...@hermann-uwe.de
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo
On Sat, Nov 20, 2010 at 01:42:23PM +0100, Patrick Georgi wrote:
some more mptables conversions, abuild tested, but not boot tested.
Acked-by: Uwe Hermann u...@hermann-uwe.de
Index: src/mainboard/iwill/dk8_htx/get_bus_conf.c
On Sun, Nov 21, 2010 at 09:27:41PM +0100, Peter Stuge wrote:
+#define RC63 63
Seriously? Please just remove these completely.
I tend to agree, but I'll have to look into what exactly these values
mean and what RC stands for first.
+++ src/mainboard/supermicro/x6dai_g/debug.c
.
The rest of the patch looks ok.
Acked-by: Uwe Hermann u...@hermann-uwe.de
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
chipsets. We did the same conversion on i440BX, i830, and others.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/mainboard/digitallogic/adl855pc/romstage.c
===
--- src/mainboard/digitallogic/adl855pc/romstage.c (Revision
). The single-DIMM special case could be accomodated with a
Kconfig variable then.
Yes.
Signed-off-by: Patrick Georgi patr...@georgi-clan.de
Looks good. Assuming it survives abuild:
Acked-by: Uwe Hermann u...@hermann-uwe.de
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http
registers
manipulated there are accessible from any LDN.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/include/device/pnp.h
===
--- src/include/device/pnp.h (Revision 6096)
+++ src/include/device/pnp.h (Arbeitskopie
On Fri, Nov 19, 2010 at 01:34:50AM +0100, Stefan Reinauer wrote:
Modified: trunk/src/northbridge/amd/amdk8/northbridge.c
==
--- trunk/src/northbridge/amd/amdk8/northbridge.c Thu Nov 18 20:40:33
2010
MS7135's devicetree.cb:
device pnp 4e.6 off end # XXX keep allocator happy
The line above can be (and is) removed, as it was only needed due to the
incorrect CIR LDN in the W83627THF.
In the iwill/dk8x target: Drop incorrect LDNs 4 and 6, add 0xb.
Signed-off-by: Uwe Hermann u...@hermann
On Tue, Nov 16, 2010 at 12:06:23PM -0800, Stefan Reinauer wrote:
Should we rename the part to w83627 then?
That's too generic, many other Winbond Super I/Os start with that prefix:
w83627dhg
w83627ehg
w83627hf
w83627thf
w83627thg
w83627uhg
(and probably some others)
We could do w83627th, or
target in the
patch before the commit.
Acked-by: Uwe Hermann u...@hermann-uwe.de
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo
On Tue, Nov 16, 2010 at 10:05:47PM +0100, Stefan Reinauer wrote:
* Uwe Hermann u...@hermann-uwe.de [101116 21:46]:
On Tue, Nov 16, 2010 at 12:06:23PM -0800, Stefan Reinauer wrote:
Should we rename the part to w83627 then?
That's too generic, many other Winbond Super I/Os start
On Tue, Nov 16, 2010 at 11:51:08PM +0100, Peter Stuge wrote:
Acked-by: Peter Stuge pe...@stuge.se
Thanks, r6080.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
/res1 variables previously), so drop them.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/superio/fintek/f71889/superio.c
===
--- src/superio/fintek/f71889/superio.c (Revision 6062)
+++ src/superio/fintek/f71889/superio.c
On Thu, Nov 11, 2010 at 12:46:44PM +0100, Patrick Georgi wrote:
Am 11.11.2010 12:41, schrieb Uwe Hermann:
See patch.
Abuild-tested.
Acked-by: Patrick Georgi patr...@georgi-clan.de
Thanks, r6063.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http
On Wed, Nov 10, 2010 at 04:39:26PM +0100, Peter Stuge wrote:
Acked-by: Peter Stuge pe...@stuge.se
Thanks, r6058.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
On Tue, Nov 09, 2010 at 11:34:42PM +0100, Tobias Diedrich wrote:
Updated for recent mptable_init().
Add mptable for ASUS M2V.
Signed-off-by: Tobias Diedrich ranma+coreb...@tdiedrich.de
Thanks, r6059.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org |
On Wed, Nov 10, 2010 at 08:21:28PM +0100, Tobias Diedrich wrote:
Use the new mptable_write_buses()
Signed-off-by: Tobias Diedrich ranma+coreb...@tdiedrich.de
Thanks, r6060.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org |
(),
we do the same in various other Super I/Os, e.g. ITE ones.
- Add some #defines for register / bit values and some comments.
- Only functional change: Don't set bit 1 of SIW_CONFIGURATION, it's
marked as READ ONLY, WRITES IGNORED in the datasheet.
Signed-off-by: Uwe Hermann u
On Wed, Nov 10, 2010 at 12:35:40AM +0100, Peter Stuge wrote:
Acked-by: Peter Stuge pe...@stuge.se
Thanks, r6054.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
On Sat, Nov 06, 2010 at 07:43:32PM +0100, Patrick Georgi wrote:
Signed-off-by: Patrick Georgi patr...@georgi-clan.de
Yep, great idea + patch. If it survives abuild:
Acked-by: Uwe Hermann u...@hermann-uwe.de
Index: src/cpu/amd/Kconfig
On Thu, Nov 04, 2010 at 10:09:14AM -0600, Myles Watson wrote:
I just simplified the patch. TINYBOOTBLOCK can come later.
It compiles.
Signed-off-by: Myles Watson myle...@gmail.com
True, go ahead.
Acked-by: Uwe Hermann u...@hermann-uwe.de
Uwe.
--
http://hermann-uwe.de | http
On Thu, Nov 04, 2010 at 11:35:56PM +0100, Nils wrote:
Remove banner wrapper function and unify print(k).
Signed-off-by: Nils Jacobs njaco...@hetnet.nl
Thanks, 6021.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
On Tue, Nov 02, 2010 at 10:33:22PM +0100, Nils wrote:
This patch defines the unused DIMM1 to 0xFF to make it obvious it is a bogus
value.
Signed-off-by: Nils Jacobs njaco...@hetnet.nl
Thanks, r6022. I added some comments too to make it clearer why it's
0xFF, I hope the comments are correct
On Tue, Nov 02, 2010 at 10:33:44PM +0100, Nils wrote:
This patch adds Kconfig cpu speed selection to Geode GX2 boards as requested
by
Uwe.
Signed-off-by: Nils Jacobs njaco...@hetnet.nl
Thanks, r6023.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org |
On Mon, Nov 01, 2010 at 08:28:27PM +0100, Nils wrote:
Shouldn't there be a while (1) around the hlt instruction?
?? i don't know should it?
The code seems to work, but if it is preferred/needed i will add it.
As far as I know the hlt instruction on x86 does not really terminally
halt the
Thanks, r6024.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On Tue, Nov 02, 2010 at 10:32:39PM +0100, Nils wrote:
This patch cleans up some comments and white space in gx2/northbridgeinit.c
and gx2/raminit.c.
Signed-off-by: Nils Jacobs njaco...@hetnet.nl
Thanks, r6014 with some further cosmetic fixes I noticed.
Uwe.
--
http://hermann-uwe.de |
On Tue, Nov 02, 2010 at 10:32:59PM +0100, Nils wrote:
This patch cleans up some more comments and white space in
model_gx2/cpureginit.c .
Signed-off-by: Nils Jacobs njaco...@hetnet.nl
Thanks, r6015. Minor request, please drop the This patch ... from the
patch descriptions, just say
On Tue, Nov 02, 2010 at 10:33:53PM +0100, Nils wrote:
This patch removes some unused code from gx2/raminit.c .
Signed-off-by: Nils Jacobs njaco...@hetnet.nl
Thanks, r6016.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org |
On Wed, Nov 03, 2010 at 12:18:56PM -0700, Neo The User wrote:
Signed-off-by: Alec Ari neotheu...@ymail.com
Thanks, committed in r6017 with a few changes:
- Changed unsigned int etc. to u8/u16 etc. everywhere.
- Add the missing LDNs as per datasheet to f71889.h and added superio.c
code to
code.
- While we're at it, convert the VT8231 to TINYBOOTBLOCK, too.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/southbridge/via/vt8231/bootblock.c
===
--- src/southbridge/via/vt8231/bootblock.c (Revision 0)
+++ src
Hi,
On Mon, Nov 01, 2010 at 01:02:53PM -0700, David Hendricks wrote:
The patch (attached) was tested by a user on IRC who had the F71889FG. I
wrote it using documentation from Fintek's website available here:
http://www.fintek.com.tw/files/productfiles/F71889_V0.28P.pdf
This patch also
On Tue, Nov 02, 2010 at 10:43:08AM -0700, Dustin Harrison wrote:
Indeed, I enabled the ramtest and see failures starting at 0xCFE14
which is inside the CAR space (DCACHE_RAM_SIZE is 0x8000 in my case
which should make the CAR range 0xC8000-0xC). My (naive) ideas
are that either writes are
On Mon, Nov 01, 2010 at 11:01:41PM +0100, Peter Stuge wrote:
Ward Vandewege wrote:
See attached. Perhaps we should also print a post code if the SMBus
controller can't be found - suggestions for a value?
0x5B ?
We can't print this early.
This patch fixes a hang on
On Sun, Oct 31, 2010 at 10:57:58PM +0100, Nils wrote:
This patch cleans up some white space and comments.
It also adds a copyright header to pll_reset.c .
Signed-off-by: Nils Jacobs njaco...@hetnet.nl
Thanks, r6009. I took the freedom to do a few more whitespace cleanups.
Uwe.
--
On Sun, Oct 31, 2010 at 10:58:06PM +0100, Nils wrote:
This patch removes some unused code.
Signed-off-by: Nils Jacobs njaco...@hetnet.nl
Thanks, r6010.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot
On Sun, Oct 31, 2010 at 10:57:51PM +0100, Nils wrote:
This patch changes the MSR register numbers in to more descriptive names.
Signed-off-by: Nils Jacobs njaco...@hetnet.nl
Thanks, r6008.
I cross-checked against the datasheet and gx2def.h.
/* 3. release CKE mask to enable CKE */
-
On Sun, Oct 31, 2010 at 10:58:28PM +0100, Nils wrote:
This patch changes Geode GX2 to use the auto DRAM detect code
from Geode LX and changes the boards to use it.
It also adds a processor speed setting function in human
readable Mhz and removes the useless and broken PLLMSR settings.
(the
On Sun, Oct 31, 2010 at 07:12:43PM +, Jonathan A. Kollasch wrote:
Acked-by: Jonathan Kollasch jakll...@kollasch.net
Thanks, r6006.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list:
-by: Uwe Hermann u...@hermann-uwe.de
Index: src/mainboard/asus/p2b-ds/Kconfig
===
--- src/mainboard/asus/p2b-ds/Kconfig (Revision 6003)
+++ src/mainboard/asus/p2b-ds/Kconfig (Arbeitskopie)
@@ -28,6 +28,7 @@
select HAVE_PIRQ_TABLE
On Sat, Oct 30, 2010 at 10:50:55PM +0200, Peter Stuge wrote:
Acked-by: Peter Stuge pe...@stuge.se
Thanks, r6004.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
On Fri, Oct 29, 2010 at 06:00:24PM +, Jonathan A. Kollasch wrote:
Use common code to set PCI subsystem in mcp55.
Signed-off-by: Jonathan Kollasch jakll...@kollasch.net
Acked-by: Uwe Hermann u...@hermann-uwe.de
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http
mptable.c files
don't incorrectly inherit any of this stuff.
Signed-off-by: Uwe Hermann u...@hermann-uwe.de
Index: src/mainboard/via/epia-n/mptable.c
===
--- src/mainboard/via/epia-n/mptable.c (Revision 6002)
+++ src/mainboard/via/epia
On Thu, Oct 28, 2010 at 08:58:45AM +0200, Peter Stuge wrote:
Acked-by: Peter Stuge pe...@stuge.se
Thanks, r5998.
Uwe.
--
http://hermann-uwe.de | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org
--
coreboot mailing list: coreboot@coreboot.org
1 - 100 of 798 matches
Mail list logo
