On Wed, Feb 16, 2011 at 11:43 PM, xdrudis wrote:
> see patch
>
Acked-by: Marc Jones
r6403
--
http://se-eng.com
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
see patch
Improving BKDG implementation of P-states,
CPU and northbridge frequency and voltage
handling for Fam 10 in SVI mode.
Add to init_fidvid_stage2 some step for my CPU (rev C3)
mentioned in BKDG 2.4.2.6 (5) that was missing
Signed-off-by: Xavi Drudis Ferran
--- src/cpu/amd/model_
2 matches
Mail list logo