On 5/14/10 10:13 PM, Myles Watson wrote:
> It looks like the generic cardbus ops would have worked for you (a little
> less debugging output, though). Are you planning on adding more later, or
> should we consider just using the default?
>
> Acked-by: Myles Watson
>
The device contains more d
On Fri, May 14, 2010 at 09:23:54PM +0200, Stefan Reinauer wrote:
> Index: southbridge/ti/pcixx12/pcixx12.c
> ===
> --- southbridge/ti/pcixx12/pcixx12.c (revision 0)
> +++ southbridge/ti/pcixx12/pcixx12.c (revision 0)
> @@ -0,0 +1,71
It looks like the generic cardbus ops would have worked for you (a little
less debugging output, though). Are you planning on adding more later, or
should we consider just using the default?
Acked-by: Myles Watson
Thanks,
Myles
--
coreboot mailing list: coreboot@coreboot.org
http://www.cor
See patch.
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: i...@coresystems.de • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866
Add TI P
4 matches
Mail list logo