Thanks for the update Alex.
York Yang has submitted the patch for microcode handling in FSP1.0:
http://review.coreboot.org/11895
Regards,
David
-Original Message-
From: Alex G. [mailto:mr.nuke...@gmail.com]
Sent: Wednesday, October 14, 2015 3:18 AM
To: Guckian, David;
Hi David,
Martin suggested that we make this a standalone patch, so I've moved the
update to MAINTAINERS here [1].
[1] http://review.coreboot.org/11894
When is the FSP1.0 microcode handling patch expected to reach gerrit
code review on coreboot.org?
Alex
On 10/13/2015 03:04 AM, Guckian, David
Hi David,
that's great!
Welcome to the coreboot.
Best,
Alex
--
Alexander Couzens
mail: lyn...@fe80.eu
jabber: lyn...@jabber.ccc.de
mobile: +4915123277221
pgpc4hB9_dFjo.pgp
Description: OpenPGP digital signature
--
coreboot mailing list: coreboot@coreboot.org
Hi Alex,
As per our chat yesterday with CSIG and IOTG:
Fei Wang (Wang, Fei Z ) and myself will be maintainers
for Rangeley/Mohon Peak.
Jin Huang and York Yang will be maintainers for FSP1.0 & FSP1.1.
Andrey Petrov will also be maintainer for FSP1.1.
Thanks.
David.
Hi,
I saw recently that Rangeley SoC FSP and Mohon Peak board support has been
removed from Coreboot.
One of the reasons for the removal is that this is not used by anyone.
That is not the case as there are users of this SoC and board.
I have tested out a patch on Mohon Peak that will enable us
Hi David,
We had some chats today with CSG and IOTG teams, and from what I
understood Huang Jin, and York Yang wanted to be the maintainers. If
that changed, that's fine. We've started the process [1] of re-merging
Rangeley [1], but we need confirmation on who the maintainers [2] are
going to be.
6 matches
Mail list logo