Hi Nico. Thanks for the help.
I'm still trying to fix this problem.
Unfortunately, I don`t have direct contact to Intel:)
But, I'm not sure what the problem is in the FSP.
After many experiments, I really got to disable iGPU and run coreboot.
This works if we do not use GFXVT resources in the MCH
On 10.04.19 14:31, Maxim Poliakov wrote:
> But, in this case, the loading of the coreboot stops after running the
> FSP-S in ramstage.
>
> Please see logs: https://drive.yadro.com/s/3ocCtS3EemjyT5f
Last line (would have been easier if you'd have attached it btw.):
> POST: 0x93
This is POST_FSP_S
2 matches
Mail list logo