Dipa,
I add following to arch/arm/mach-omap2/devices.c
Copy what mcasp2 does.
Any way to check DMA event?
---henry
//henry start
static struct resource ti81xx_mcasp_resource0[] = {
{
.name = "mcasp",
.start = TI81XX_ASP0_BASE,
.end = TI81X
Dipa,
I only change RX_MODE for serilizer0 to 3 because we use 4 audio input.
I still use existing DMA settings.
static u8 ti8168_iis_serializer_direction[] = {
RX_MODE,RX_MODE,RX_MODE,RX_MODE,
INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE,
Can you send me the DMA programming being used as well?
-Original Message-
From: davinci-linux-open-source-boun...@linux.davincidsp.com
[mailto:davinci-linux-open-source-boun...@linux.davincidsp.com] On Behalf Of
hong zhang
Sent: Thursday, March 24, 2011 4:41 PM
To: davinci-linux-open-so
Dipa,
RINTCTL is not enbaled because AIC3X does not enable it.
External clock and rate:
AHCLKR = 12.287MHz
ACLKR = 3.072MHz
FSR = 48KHz
Following McASP register dumps on receive side.
value of PFUNC = 0
value of PDIR = 1
value of PDOUT = 0
value of PDIN = 6000
value of PDCLR = 0
value of
List,
I am doing hdmi SiI9135 for McASP receive side and make good progress. 64 words
data are seen in receive FIFO. DMA does not deliver them. Value of register
RFIFOSTS is 0x40 (64). But receive status register RSTAT value is 177.
Here is my question,
How to ignore error of RSYNCERR (Unexpe
Hello.
Nori, Sekhar wrote:
diff --git a/arch/arm/mach-davinci/da850.c b/arch/arm/mach-davinci/da850.c
index 68fe4c2..276199d 100644
--- a/arch/arm/mach-davinci/da850.c
+++ b/arch/arm/mach-davinci/da850.c
@@ -373,6 +373,14 @@ static struct clk spi1_clk = {
.flags = DA850_CLK_ASY
Hi Sergei,
On Thu, Mar 24, 2011 at 18:34:26, Sergei Shtylyov wrote:
> Hello.
>
> On 24-03-2011 12:08, Nori, Sekhar wrote:
>
> >>> diff --git a/arch/arm/mach-davinci/da850.c b/arch/arm/mach-davinci/da850.c
> >>> index 68fe4c2..276199d 100644
> >>> --- a/arch/arm/mach-davinci/da850.c
> >>> +++ b/a
Hello,
A device may be de-initialized and another loaded or two different devices
can be run simultaneously on the two cores.
It's also possible, as in our case, to implement a single device on both
the PRU's resulting in improved load sharing.
Make you driver compile with sparse "make C=1",
Hello.
On 24-03-2011 12:08, Nori, Sekhar wrote:
diff --git a/arch/arm/mach-davinci/da850.c b/arch/arm/mach-davinci/da850.c
index 68fe4c2..276199d 100644
--- a/arch/arm/mach-davinci/da850.c
+++ b/arch/arm/mach-davinci/da850.c
@@ -373,6 +373,14 @@ static struct clk spi1_clk = {
.flags
Hi Sergei,
On Wed, Mar 23, 2011 at 17:39:44, Sergei Shtylyov wrote:
> > diff --git a/arch/arm/mach-davinci/da850.c b/arch/arm/mach-davinci/da850.c
> > index 68fe4c2..276199d 100644
> > --- a/arch/arm/mach-davinci/da850.c
> > +++ b/arch/arm/mach-davinci/da850.c
> > @@ -373,6 +373,14 @@ static stru
10 matches
Mail list logo
