We are invited to present at Hardware Freedom Day at FabLab Amersfoort:
https://twitter.com/HFDNL/status/405815687748534272
Sebastien
___
Devel mailing list
Devel@lists.milkymist.org
https://ssl.serverraum.org/lists/listinfo/devel
Hello,
migen so far has excellent tutorial-style documentation from Sebastien
but there should also be API documentation for the individual modules.
If the numpydoc format is used for docstrings, the API documentation
can be generated quickly. These patches get the API documentation
started but
On 11/27/2013 11:52 PM, Victor Lyuboslavsky wrote:
2. Ask the user to enter the top level Module class and the list of
ports. And then I simply run print(verilog.convert(UserModule(),
ios{ports})) on the server.
I would be in favor of that. You can pre-fill the list of modules by
analyzing the
Hi,
merged and added some clarification of what happens when you attempt to
load the FIFO when writable=0 (this is useful e.g. when you are pushing
data continuously from one clock domain - you can tie we to 1).
Do you know how to make the Python module index section more useful,
or disable it
