On Wed, Sep 10, 2014 at 11:14:15AM -0700, Nicolin Chen wrote:
> On Wed, Sep 10, 2014 at 7:27 AM, Markus Pargmann wrote:
> > Hi,
> >
> > On Wed, Sep 10, 2014 at 04:46:46PM +0300, Dmitry Lavnikevich wrote:
> >> This is driver for i.MX6 boards with tlv320aic3x audio codecs.
> >>
> >> Signed-off-by: D
On Wednesday 10 September 2014 07:20 PM, Nishanth Menon wrote:
> On 09/10/2014 08:37 AM, Mugunthan V N wrote:
>> Add CPSW and MDIO related device tree data for DRA7XX and made as status
>> disabled. Phy-id, pinmux for active and sleep state needs to be added in
>> board dts files and enable the CPS
On Thursday 11 September 2014 07:08 AM, Lennart Sorensen wrote:
> On Wed, Sep 10, 2014 at 07:07:26PM +0530, Mugunthan V N wrote:
>> Add CPSW and MDIO related device tree data for DRA7XX and made as status
>> disabled. Phy-id, pinmux for active and sleep state needs to be added in
>> board dts files
On Wednesday 10 September 2014 07:31 PM, Nishanth Menon wrote:
> On 09/10/2014 08:37 AM, Mugunthan V N wrote:
>> Adding device tree entry for CPSW to make it work in Dual EMAC mode.
>> These patches were tested with DRA7 hwmod patches on top of linux-next.
>> Patches are tested on top of Nishanth's
Hi Fabio,
Am 10.09.2014 20:54, schrieb Fabio Estevam:
Hi Stefan,
On Wed, Sep 10, 2014 at 2:32 PM, Stefan Wahren wrote:
Hi Mark,
Am 10.09.2014 17:13, schrieb Mark Brown:
On Wed, Sep 10, 2014 at 03:18:53PM +0100, Mark Rutland wrote:
On Tue, Sep 09, 2014 at 08:17:17PM +0100, Stefan Wahren w
On Thu, Sep 11, 2014 at 10:44:52AM +0530, Vinod Koul wrote:
> On Wed, Sep 10, 2014 at 03:23:53PM +0200, Ludovic Desroches wrote:
> > Hi,
> >
> > Sorry for the delay. I am about to send a new version but I have still
> > have some questions.
> >
> > On Mon, Jul 28, 2014 at 10:17:50PM +0530, Vinod
On Wednesday 10 September 2014 07:26 PM, Nishanth Menon wrote:
> On 09/10/2014 08:37 AM, Mugunthan V N wrote:
>> Adding CPSW phy-id, CPSW and MDIO pinmux configuration for active and
>> sleep states and enable them in board evm dts file.
>>
>> Signed-off-by: Mugunthan V N
>> ---
>> arch/arm/boot/
On Wed, Sep 10, 2014 at 03:23:53PM +0200, Ludovic Desroches wrote:
> Hi,
>
> Sorry for the delay. I am about to send a new version but I have still
> have some questions.
>
> On Mon, Jul 28, 2014 at 10:17:50PM +0530, Vinod Koul wrote:
> > On Mon, Jul 28, 2014 at 05:54:31PM +0200, Ludovic Desroche
On Sat, Sep 06, 2014 at 03:38:28PM +0100, Mark Brown wrote:
> On Fri, Sep 05, 2014 at 10:55:07AM +0900, Gyungoh Yoo wrote:
> > On Mon, Sep 01, 2014 at 11:31:58AM +0100, Mark Brown wrote:
>
> > > Why is this a good idea - can this driver be used for anything other
> > > than a sky81452?
>
> > Yes.
We should be able to talk to the PMIC at 400kHz. No need to talk at
the slow 100kHz.
As measured by ftrace (with a bunch of extra patches, since cpufreq
for rk808 hasn't landed yet):
before this change: cpu0_set_target() => ~500us
after this change: cpu0_set_target() => ~300us
Signed-off-by
Original gpt per clk parent is from ipg_per clk which
may be scaled when system enter low bus mode, as ipg
clk will be lower in low bus mode, to keep system clk
NOT drift, select gpt per clk parent from OSC which
is at fixed freq always.
On i.mx6qdl, add a osc_per clk source for i.mx6q
TO > 1.0 an
Add gpt_3m clock for i.mx6qdl, as gpt can source clock
from OSC, some i.MX6 series SOCs has fixed divider of
8 for gpt clock, so here add a fix clk of gpt_3m.
i.MX6Q TO1.0 has no gpt_3m option, so force it to be
from ipg_per.
Signed-off-by: Anson Huang
---
change log from v2 -> v3:
re-in
On i.MX6Q TO > 1.0, i.MX6DL and i.MX6SX, gpt per clock
can be from OSC instead of ipg_per, as ipg_per's rate
may be scaled when system enter low bus mode, to keep
system timer NOT drift, better to make gpt per clock
at fixed rate, here add support for gpt per clock to
be from OSC which is at fixed
Currently, gpt timer's clock is from ipg_per, and ipg_per clock is
from ipg on most of i.MX6 series SOCs, but ipg's rate may be scaled
when system enters low bus mode for saving power, then gpt timer's
clock rate will be scaled as well, as system timer should be kept
stable and NOT drift, better to
On Wed, 2014-09-10 at 09:24 +0200, Heiko Stübner wrote:
> Am Dienstag, 9. September 2014, 21:14:18 schrieb edubez...@gmail.com:
> > Hello,
> >
> > On Tue, Sep 9, 2014 at 9:02 PM, Zhang Rui wrote:
> > > On Tue, 2014-09-09 at 11:09 -0400, Eduardo Valentin wrote:
> > >> Hello
> > >>
> > >> On Tue,
Enable DMA support on i.mx6. The read speed can increase from 600KB/s
to 1.2MB/s on i.mx6q. You can disable or enable dma function in dts.
If not set "dma-names" in dts, spi will use PIO mode. This patch only
validate on i.mx6, not i.mx5, but encourage ones to apply this patch
on i.mx5 since they s
Add the DMA engine driver for the QCOM Application Data Mover (ADM) DMA
controller found in the MSM8960 and IPQ/APQ8064 platforms.
The ADM supports both memory to memory transactions and memory
to/from peripheral device transactions. The controller also provides flow
control capabilities for tran
Add device tree binding support for the QCOM ADM DMA driver.
Signed-off-by: Andy Gross
---
Documentation/devicetree/bindings/dma/qcom_adm.txt | 62
1 file changed, 62 insertions(+)
create mode 100644 Documentation/devicetree/bindings/dma/qcom_adm.txt
diff --git a/Documen
I am resending this patch set at the request of the maintainer. The original
text is shown below.
This patch set introduces the dmaengine driver for the Qualcomm Application
Data Mover (ADM) DMA controller present on MSM8960, APQ8064, and IPQ8064
devices.
The initial version of this driver will
On Wed, Sep 10, 2014 at 07:07:26PM +0530, Mugunthan V N wrote:
> Add CPSW and MDIO related device tree data for DRA7XX and made as status
> disabled. Phy-id, pinmux for active and sleep state needs to be added in
> board dts files and enable the CPSW device.
>
> Signed-off-by: Mugunthan V N
> ---
On Wed, Sep 03, 2014 at 09:48:27AM +0200, Antoine Tenart wrote:
> Document the USB2 ChipIdea driver (ci13xxx) bindings.
>
> Signed-off-by: Antoine Tenart
> ---
> .../devicetree/bindings/usb/ci-hdrc-usb2.txt | 22
> ++
> 1 file changed, 22 insertions(+)
> create mode 1
On Wed, Sep 03, 2014 at 09:48:26AM +0200, Antoine Tenart wrote:
> Add a USB2 ChipIdea driver for ci13xxx, with optional PHY, clock
> and DMA mask, to support USB2 ChipIdea controllers that don't need
> specific functions.
>
> Tested on the Marvell Berlin SoCs USB controllers.
>
> Signed-off-by: A
> >
> > Hi Alvin,
> >
> > I did a quick test and this looks like it works for me (with device tree).
> > I had a couple of small fixes below.
> It is very appreciated to help testing.
>
>
> > Alan
> >
> > >
> > > - port->bgc.gc.ngpio = ngpio;
> > > - port->bgc.gc.of_node = port_np;
> > > +#ifdef
>
> Hi Alvin,
>
> I did a quick test and this looks like it works for me (with device tree).
> I had a couple of small fixes below.
It is very appreciated to help testing.
> Alan
>
> >
> > - port->bgc.gc.ngpio = ngpio;
> > - port->bgc.gc.of_node = port_np;
> > +#ifdef CONFIG_OF_GPIO
> > +
Andrew,
On Wed, Sep 10, 2014 at 3:08 PM, Andrew Morton
wrote:
> On Wed, 10 Sep 2014 14:37:13 -0700 Doug Anderson
> wrote:
>
>> Andrew,
>>
>> On Wed, Sep 10, 2014 at 1:44 PM, Andrew Morton
>> wrote:
>> > On Wed, 10 Sep 2014 09:18:04 +0800 Chris Zhong wrote:
>> >
>> >> Adding RTC driver for sup
This patch adds the device tree nodes for APM X-Gene PCIe host controller and
PCIe clock interface. Since X-Gene SOC supports maximum 5 ports, 5 dts
nodes are added.
Signed-off-by: Tanmay Inamdar
---
arch/arm64/boot/dts/apm-mustang.dts | 8 ++
arch/arm64/boot/dts/apm-storm.dtsi | 160
This patch adds the bindings for X-Gene PCIe driver. The driver resides
under 'drivers/pci/host/pci-xgene.c' file.
Signed-off-by: Tanmay Inamdar
---
.../devicetree/bindings/pci/xgene-pci.txt | 55 ++
1 file changed, 55 insertions(+)
create mode 100644 Documentation/
Add entry for AppliedMicro X-Gene PCIe host driver.
Signed-off-by: Tanmay Inamdar
---
MAINTAINERS | 8
1 file changed, 8 insertions(+)
diff --git a/MAINTAINERS b/MAINTAINERS
index 5e7866a..cd9bb3da 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -6941,6 +6941,14 @@ L: linux-...@vge
This patch adds the AppliedMicro X-Gene SOC PCIe host controller driver.
X-Gene PCIe controller supports maximum up to 8 lanes and GEN3 speed.
X-Gene SOC supports maximum 5 PCIe ports.
Signed-off-by: Tanmay Inamdar
---
drivers/pci/host/Kconfig | 10 +
drivers/pci/host/Makefile| 1 +
d
This patch adds support for AppliedMicro X-Gene PCIe host controller. The
driver is tested on X-Gene platform with different gen1/2/3 PCIe endpoint
cards.
X-Gene PCIe controller driver has depedency on the pcie arm64 arch support.
Liviu Dudau from ARM has sent a patch set for pcie arm64 arch suppo
Linus Walleij writes:
> On Sat, Aug 30, 2014 at 1:27 PM, Heiko Stübner wrote:
>> Am Freitag, 29. August 2014, 21:51:46 schrieb Doug Anderson:
>>> On Thu, Aug 28, 2014 at 2:26 PM, Santosh Shilimkar
>>>
>>> wrote:
>>> > On Thursday 28 August 2014 03:36 PM, Doug Anderson wrote:
>>> >> These two pa
Older Rockchip SoCs, at least the rk3066, used a slightly modified saradc
for temperature measurements. This so called tsadc does not contain any
active parts like temperature interrupts and only supports polling the
current temperature. The returned voltage can then be converted by a
suitable ther
On Wed, 10 Sep 2014 14:37:13 -0700 Doug Anderson wrote:
> Andrew,
>
> On Wed, Sep 10, 2014 at 1:44 PM, Andrew Morton
> wrote:
> > On Wed, 10 Sep 2014 09:18:04 +0800 Chris Zhong wrote:
> >
> >> Adding RTC driver for supporting RTC device present inside RK808 PMIC.
> >>
> >> ...
> >>
> >> +
Andrew,
On Wed, Sep 10, 2014 at 1:44 PM, Andrew Morton
wrote:
> On Wed, 10 Sep 2014 09:18:04 +0800 Chris Zhong wrote:
>
>> Adding RTC driver for supporting RTC device present inside RK808 PMIC.
>>
>> ...
>>
>> + ret = rtc_valid_tm(&tm);
>> + if (ret) {
>> + dev_warn(&pdev->de
The OMAP mailbox driver and its existing clients (remoteproc
for OMAP4+) are adapted to use the generic mailbox framework.
No changes are done to OMAP3 TI DSP/Bridge driver as it was
deleted.
The main changes for the adaptation are:
- The tasklet used for Tx is replaced with the state machine fr
The '#mbox-cells' property is added to all the OMAP mailbox
nodes. This property is mandatory with the new mailbox framework.
Cc: "Benoît Cousson"
Cc: Rob Herring
Cc: Pawel Moll
Cc: Mark Rutland
Cc: Ian Campbell
Cc: Kumar Gala
Signed-off-by: Suman Anna
---
arch/arm/boot/dts/am33xx.dtsi |
Hi,
This is a repost of the Mailbox Framework adaptation support patches
for the OMAP mailbox driver (last 2 patches out of 5) from the OMAP
Mailbox framework adoption and DT support series [1]. The previous
series is split into 3 different series to resolve merge and build
dependencies.
The patc
On 09/10/2014 02:54 PM, Marcel Ziswiler wrote:
Integrate Freescale SGTL5000 analogue audio codec support.
Signed-off-by: Marcel Ziswiler
Reviewed-by: Stephen Warren
No, definitely not; this patch has significant semantic changes since I
reviewed it.
diff --git a/arch/arm/boot/dts/tegra30
Hi Nishanth,
On Thu, Aug 21, 2014 at 02:01:43PM -0500, Nishanth Menon wrote:
> On 08/21/2014 01:03 PM, Dmitry Torokhov wrote:
>
> I believe I have taken care of other concerns on v2, but..Arrgh.. I
> did not reply to this comment..
> > BTW, I do not think you need to use of_node_get/put here, it'
The NVIDIA Tegra 3 based Apalis T30 and Colibri T30 modules contain a Freescale
SGTL5000 analogue audio codec.
Signed-off-by: Marcel Ziswiler
Reviewed-by: Stephen Warren
---
Changes in v2:
- Using simple-audio-card as suggested by Fabio.
arch/arm/configs/tegra_defconfig | 2 ++
1 file changed
Integrate Freescale SGTL5000 analogue audio codec support.
Signed-off-by: Marcel Ziswiler
Reviewed-by: Stephen Warren
---
Changes in v2:
- Using simple-audio-card as suggested by Fabio.
arch/arm/boot/dts/tegra30-apalis.dtsi | 65 ++
arch/arm/boot/dts/tegra30-co
This series adds/integrates Freescale SGTL5000 analogue audio codec
support.
Changes in v2:
- Using simple-audio-card as suggested by Fabio.
Marcel Ziswiler (2):
ARM: tegra: apalis/colibri t30: integrate audio support
ARM: tegra: enable sgtl5000 audio
arch/arm/boot/dts/tegra30-apalis.dtsi
On Wed, 2014-09-10 at 11:01 -0600, Stephen Warren wrote:
> I don't think that will work; the Tegra audio complex requires some
> clock management that doesn't immediately seem to fit into the
> simple-audio-card concept.
Could you elaborate on that one? At least for our use case it seems to
work
On Tue, 2014-09-09 at 15:00 -0300, Fabio Estevam wrote:
> What about using the simple-audio-card binding instead of adding the
> tegra_sgtl5000 machine driver?
Good question. I have to admit last I checked on the current state of
affairs on vybrid towards end of last year none of this existed yet.
On Wed, 10 Sep 2014 09:18:04 +0800 Chris Zhong wrote:
> Adding RTC driver for supporting RTC device present inside RK808 PMIC.
>
> ...
>
> + ret = rtc_valid_tm(&tm);
> + if (ret) {
> + dev_warn(&pdev->dev, "invalid date/time and init time\n");
> + rk808_rtc_set_ti
On Wed, 10 Sep 2014 10:13:54 +0100
Lee Jones wrote:
> I think adding ACPI support should be in its own patch.
Agree with the rest reviews comments. On this one, I agree I should
take out the non-essential part of the ACPI code. i.e. mfd cell
device for acpi opregion handler driver. Let it be part
Hi,
http://patchwork.ozlabs.org/patch/359069/
https://lkml.org/lkml/2014/6/12/186
Will the patch ever included to linux-next?
pwm_config() API could be extended to support
not only period [ns] and duty [ns] time
but also frequency [Hz] and duty cycle fraction [1/1000?]
(instead of time in ns)
of_device_ids (i.e. compatible strings and the respective data) are not
supposed to change at runtime. All functions working with of_device_ids
provided by work with const of_device_ids. This allows to
mark all struct of_device_id const, too.
While touching these line also put the __init annotati
Cc: devicetree@vger.kernel.org
Reviewed-by: Tony Lindgren
Tested-by: Tony Lindgren
Signed-off-by: Sebastian Andrzej Siewior
---
arch/arm/boot/dts/am33xx.dtsi | 6 ++
1 file changed, 6 insertions(+)
diff --git a/arch/arm/boot/dts/am33xx.dtsi b/arch/arm/boot/dts/am33xx.dtsi
index 3a0a161342b
Cc: devicetree@vger.kernel.org
Reviewed-by: Tony Lindgren
Tested-by: Tony Lindgren
Signed-off-by: Sebastian Andrzej Siewior
---
arch/arm/boot/dts/dra7.dtsi | 12
1 file changed, 12 insertions(+)
diff --git a/arch/arm/boot/dts/dra7.dtsi b/arch/arm/boot/dts/dra7.dtsi
index d678152db
On Wed, Sep 10, 2014 at 07:32:36PM +0200, Stefan Wahren wrote:
> Am 10.09.2014 17:13, schrieb Mark Brown:
> >Ugh, this looks like it might be a regulator driver but since the
> >subject line was "ARM: " I deleted it unread - if your changelog looks
> >different to all the other changelogs in the s
From: Fabio Estevam
It is much clearer to use the full terms here: left-justified/right-justified.
Signed-off-by: Fabio Estevam
---
Documentation/devicetree/bindings/sound/fsl,ssi.txt | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/Documentation/devicetree/bindings/soun
On Tue, 9 Sep 2014, Weike Chen wrote:
> The Synopsys DesignWare APB GPIO driver only supports open firmware devices.
> But, like Intel Quark X1000 SOC, which has a single PCI function exporting
> a GPIO and an I2C controller, it is a Multifunction device. This patch is
> to enable the current Syno
The sub-mailbox devices are added to the Mailbox DT nodes on
OMAP2420, OMAP2430, OMAP3, AM33xx, AM43xx, OMAP4 and OMAP5
family of SoCs. This data represents the same mailboxes that
used to be represented in hwmod attribute data previously.
The node name is chosen based on the .name field of
omap_mb
Hi Tony,
This is a repost of just the DTS patch (third patch) from the OMAP
Mailbox framework adoption and DT support series [1], for it to be
picked up in your dts branch for 3.18. There are no changes, just
rebased onto 3.17-rc3. This is the DTS counterpart for the mailbox
DT support series for
Add the device tree bindings document for OMAP2+ mailbox.
Cc: Rob Herring
Cc: Pawel Moll
Cc: Mark Rutland
Cc: Ian Campbell
Cc: Kumar Gala
Signed-off-by: Suman Anna
---
.../devicetree/bindings/mailbox/omap-mailbox.txt | 108 +
1 file changed, 108 insertions(+)
create m
Hi Tony,
This is a repost of just the DT support patches (first 2 patches out
of 5) from the OMAP Mailbox framework adoption and DT support series [1],
so that they can be picked up for 3.18. The only change is an Acked-by
picked up on the second patch. I will repost the third patch separately,
an
Logic has been added to the OMAP2+ mailbox code to parse the
mailbox dt nodes and construct the different sub-mailboxes
associated with the instance. The DT representation of the
sub-mailbox devices is different from legacy platform data
representation to allow flexibility of interrupt configuratio
On Wed, Sep 10 2014 at 11:27:39 AM, Will Deacon wrote:
> On Wed, Sep 10, 2014 at 02:29:42AM +0100, Mitchel Humpherys wrote:
>> On Tue, Aug 26 2014 at 07:27:58 AM, Will Deacon wrote:
>> > On Tue, Aug 19, 2014 at 08:03:09PM +0100, Olav Haugan wrote:
>> >> Clients of the SMMU driver are required to
initilized all queues according to queue number get from DT file.
Signed-off-by: Frank Li
Signed-off-by: Duan Fugang
---
drivers/net/ethernet/freescale/fec_main.c | 365 +-
1 file changed, 252 insertions(+), 113 deletions(-)
diff --git a/drivers/net/ethernet/freesca
On 03/09/14 11:13, Heiko Stübner wrote:
> Am Mittwoch, 3. September 2014, 00:20:58 schrieb Hartmut Knaack:
>> Heiko Stübner schrieb:
>>> Older Rockchip SoCs, at least the rk3066, used a slightly modified saradc
>>> for temperature measurements. This so called tsadc does not contain any
>>> active p
On Wed, Sep 10, 2014 at 1:30 PM, wrote:
>
>
Sorry again, use wrong sender email address.
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
This patch update fec devicetree binding doc that add Optional
properties "fsl,num-tx-queues" and "fsl,num-rx-queues".
Signed-off-by: Fugang Duan
Signed-off-by: Frank Li
---
Documentation/devicetree/bindings/net/fsl-fec.txt | 6 ++
1 file changed, 6 insertions(+)
diff --git a/Docum
From: Fugang Duan
For i.MX6SX enet use AXI bus, reset MAC will make system bus dead
if ENET-AXI bus has pending access (AHB bus should not have such issue).
So, disable enet with AVB MAC instead of reset MAC itself.
Signed-off-by: Fugang Duan
Signed-off-by: Frank Li
---
drivers/net/ethernet/f
From: Fugang Duan
By default, the tx/rx queue number is 1, user can config the queue number
at DTS file like this:
fsl,num-tx-queues=<3>;
fsl,num-rx-queues=<3>
Since i.MX6SX enet-AVB IP support multi queues, so use multi queues
interface to allocate and set up an Ethernet device.
From: Fugang Duan
Add enet AVB feature macro define for imx6sx.
Signed-off-by: Fugang Duan
Signed-off-by: Frank Li
---
drivers/net/ethernet/freescale/fec_main.c | 16
1 file changed, 16 insertions(+)
diff --git a/drivers/net/ethernet/freescale/fec_main.c
b/drivers/net/ether
From: Fugang Duan
i.MX6sx enet has below clocks for user config:
clk_ipg: ipg_clk_s, ipg_clk_mac0_s, 66Mhz
clk_ahb: enet system clock, it is enet AXI clock for imx6sx.
For imx6sx, it alos is the clock source of interrupt coalescing.
The clock range: 200Mhz ~ 266Mhz.
clk_ref: ref
From: Fugang Duan
Add compatible string "fsl,imx6sx-fec" for i.MX6SX.
Signed-off-by: Fugang Duan
Signed-off-by: Frank Li
---
drivers/net/ethernet/freescale/fec_main.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/net/ethernet/freescale/fec_main.c
b/drivers/net/ethernet/freesc
From: Fugang Duan
Add compatible string "fsl,imx6sx-fec" for i.MX6SX.
Signed-off-by: Fugang Duan
Signed-off-by: Frank Li
---
drivers/net/ethernet/freescale/fec_main.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/net/ethernet/freescale/fec_main.c
b/drivers/net/ethernet/freesc
From: Fugang Duan
For i.MX6SX enet use AXI bus, reset MAC will make system bus dead
if ENET-AXI bus has pending access (AHB bus should not have such issue).
So, disable enet with AVB MAC instead of reset MAC itself.
Signed-off-by: Fugang Duan
Signed-off-by: Frank Li
---
drivers/net/ethernet/f
Enable 3 queues suppport for ethernet
Signed-off-by: Frank Li
---
arch/arm/boot/dts/imx6sx.dtsi | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/arm/boot/dts/imx6sx.dtsi b/arch/arm/boot/dts/imx6sx.dtsi
index f4b9da6..0a03260 100644
--- a/arch/arm/boot/dts/imx6sx.dtsi
+++ b/arch/arm/boo
From: Fugang Duan
i.MX6sx enet has below clocks for user config:
clk_ipg: ipg_clk_s, ipg_clk_mac0_s, 66Mhz
clk_ahb: enet system clock, it is enet AXI clock for imx6sx.
For imx6sx, it alos is the clock source of interrupt coalescing.
The clock range: 200Mhz ~ 266Mhz.
clk_ref: ref
From: Fugang Duan
i.MX6 SX change FEC alignment requirement.
i.MX6 SX change internal bus from AHB to AXI.
It require RX buffer must be 64 bytes alignment.
And remove TX buffer alignment requirement.
Signed-off-by: Fugang Duan
Signed-off-by: Frank Li
---
drivers/net/ethernet/freescale/fec.h
These patches enable i.MX6SX multi queue support.
i.MX6SX support 3 queue and AVB feature.
Change from v2 to v3
- fixed alignment requirement for ARM and NO-ARM platform
Change from v1 to v2.
- Change num_tx_queue to unsigned int
- Avoid block non-dt platform
- remove call netif_set_real_num_
From: Fugang Duan
Software clear the MDIO interrupt before MDIO bus access, but
MAC still generate MDIO interrupt. The issue only happen on
imx6slx chip.
CPU: 0 PID: 1 Comm: swapper/0 Not tainted 3.17.0-rc1-00399-g0bcad17 #315
Backtrace:
[<800121fc>] (dump_backtrace) from [<800124e0>] (show_stac
From: Frank Li
Enable 3 queues suppport for ethernet
Signed-off-by: Frank Li
---
arch/arm/boot/dts/imx6sx.dtsi | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/arm/boot/dts/imx6sx.dtsi b/arch/arm/boot/dts/imx6sx.dtsi
index f4b9da6..0a03260 100644
--- a/arch/arm/boot/dts/imx6sx.dtsi
+
From: Frank Li
initilized all queues according to queue number get from DT file.
Signed-off-by: Frank Li
Signed-off-by: Duan Fugang
---
drivers/net/ethernet/freescale/fec_main.c | 365 +-
1 file changed, 252 insertions(+), 113 deletions(-)
diff --git a/drivers/net
From: Fugang Duan
i.MX6 SX change FEC alignment requirement.
i.MX6 SX change internal bus from AHB to AXI.
It require RX buffer must be 64 bytes alignment.
And remove TX buffer alignment requirement.
Signed-off-by: Fugang Duan
Signed-off-by: Frank Li
---
drivers/net/ethernet/freescale/fec.h
i.MX6SX Enet-AVB support 3 tx queues, 3 rx queues.
For tx queues: ring 0 -> best effort
ring 1 -> Class A
ring 2 -> Class B
For rx queues:
ring 0 -> best effort
ring 1 -> receive VLAN packet with classification match
ring 2
From: Frank Li
i.MX6SX Enet-AVB support 3 tx queues, 3 rx queues.
For tx queues: ring 0 -> best effort
ring 1 -> Class A
ring 2 -> Class B
For rx queues:
ring 0 -> best effort
ring 1 -> receive VLAN packet with classification match
From: Fugang Duan
By default, the tx/rx queue number is 1, user can config the queue number
at DTS file like this:
fsl,num-tx-queues=<3>;
fsl,num-rx-queues=<3>
Since i.MX6SX enet-AVB IP support multi queues, so use multi queues
interface to allocate and set up an Ethernet device.
From: Frank Li
This patch update fec devicetree binding doc that add Optional
properties "fsl,num-tx-queues" and "fsl,num-rx-queues".
Signed-off-by: Fugang Duan
Signed-off-by: Frank Li
---
Documentation/devicetree/bindings/net/fsl-fec.txt | 6 ++
1 file changed, 6 insertions(+)
d
Hi Stefan,
On Wed, Sep 10, 2014 at 2:32 PM, Stefan Wahren wrote:
> Hi Mark,
>
> Am 10.09.2014 17:13, schrieb Mark Brown:
>>
>> On Wed, Sep 10, 2014 at 03:18:53PM +0100, Mark Rutland wrote:
>>>
>>> On Tue, Sep 09, 2014 at 08:17:17PM +0100, Stefan Wahren wrote:
>>
>>
>> Ugh, this looks like it migh
From: Fugang Duan
Software clear the MDIO interrupt before MDIO bus access, but
MAC still generate MDIO interrupt. The issue only happen on
imx6slx chip.
CPU: 0 PID: 1 Comm: swapper/0 Not tainted 3.17.0-rc1-00399-g0bcad17 #315
Backtrace:
[<800121fc>] (dump_backtrace) from [<800124e0>] (show_stac
From: Fugang Duan
This patch just change data structure to support multi-queue.
Only 1 queue enabled.
Ethernet multiqueue mechanism can improve performance in SMP system.
For single hw queue, multiqueue can balance cpu loading.
For multi hw queues, multiple cores can process network packets in p
From: Fugang Duan
This patch just change data structure to support multi-queue.
Only 1 queue enabled.
Ethernet multiqueue mechanism can improve performance in SMP system.
For single hw queue, multiqueue can balance cpu loading.
For multi hw queues, multiple cores can process network packets in p
From: Fugang Duan
Add enet AVB feature macro define for imx6sx.
Signed-off-by: Fugang Duan
Signed-off-by: Frank Li
---
drivers/net/ethernet/freescale/fec_main.c | 16
1 file changed, 16 insertions(+)
diff --git a/drivers/net/ethernet/freescale/fec_main.c
b/drivers/net/ether
From: Frank Li
These patches enable i.MX6SX multi queue support.
i.MX6SX support 3 queue and AVB feature.
Change from v2 to v3
- fixed alignment requirement for ARM and NO-ARM platform
Change from v1 to v2.
- Change num_tx_queue to unsigned int
- Avoid block non-dt platform
- remove call ne
On Wed, Sep 10, 2014 at 02:29:42AM +0100, Mitchel Humpherys wrote:
> On Tue, Aug 26 2014 at 07:27:58 AM, Will Deacon wrote:
> > On Tue, Aug 19, 2014 at 08:03:09PM +0100, Olav Haugan wrote:
> >> Clients of the SMMU driver are required to vote for clocks and power
> >> when they know they need to us
On Tuesday 09 September 2014 12:20:54 Catalin Marinas wrote:
>
> We can assume that if a domain is not specified and there is a single
> top level PCIe node, the domain defaults to 0. Are there any arm32
> platforms that require multiple domains (and do not specify a number in
> the DT)?
In theor
On Wed, Sep 10, 2014 at 7:27 AM, Markus Pargmann wrote:
> Hi,
>
> On Wed, Sep 10, 2014 at 04:46:46PM +0300, Dmitry Lavnikevich wrote:
>> This is driver for i.MX6 boards with tlv320aic3x audio codecs.
>>
>> Signed-off-by: Dmitry Lavnikevich
>> ---
>> .../bindings/sound/fsl,imx-audio-tlv320aic3x.t
Hi Dmitry,
On Wed, Sep 10, 2014 at 04:46:46PM +0300, Dmitry Lavnikevich wrote:
> This is driver for i.MX6 boards with tlv320aic3x audio codecs.
>
> Signed-off-by: Dmitry Lavnikevich
> ---
> .../bindings/sound/fsl,imx-audio-tlv320aic3x.txt | 27
> sound/soc/fsl/Kconfig
Andrew,
On Wed, Sep 10, 2014 at 05:39:02PM +0200, Andrew Lunn wrote:
> On Tue, Sep 09, 2014 at 04:44:04PM +0200, Antoine Tenart wrote:
> > IEEE 802.3x Ethernet flow control is disabled when bit (1 << 2) is set
> > in the port status register. Fix the flow control detection in the link
> > event ha
On 09/09/2014 09:28 AM, Marcel Ziswiler wrote:
This binding and driver describe/support playback to headphones, and
capture from line-in and microphone.
This driver is useful for the Toradex Apalis T30 and Colibri T30 modules.
Reviewed-by: Stephen Warren
--
To unsubscribe from this list: send
K2E SoC has two PCI ports. The SATA controller is connected to second
PCI port (port 1). To support multiple port handling in Keystone PCI
driver, read the PCI device ID dynamically by iomap/read/unmap during
probe and save it in driver's private data and update it in host init code.
The PCI device
Keystone PCI hardware supports both RC and EP modes and devcfg
register has bits to boot strap the device to either of these modes.
It seems proper to add this functionality to the boot loader rather
than in the driver as device will be operating in either mode, not
both any time. Currently the dri
Hi Mark,
Am 10.09.2014 17:13, schrieb Mark Brown:
On Wed, Sep 10, 2014 at 03:18:53PM +0100, Mark Rutland wrote:
On Tue, Sep 09, 2014 at 08:17:17PM +0100, Stefan Wahren wrote:
Ugh, this looks like it might be a regulator driver but since the
subject line was "ARM: " I deleted it unread - if yo
On Wed, Sep 10, 2014 at 05:53:47PM +0100, Liviu Dudau wrote:
[...]
> > > > > > > + if (resource_type(res) == IORESOURCE_IO) {
> > > > > > > + if (*io_base)
> > > > > >
> > > > > > You do not zero io_base in the first place so you should ask the API
> > > > > > user to do
On 09/09/2014 09:28 AM, Marcel Ziswiler wrote:
Integrate Freescale SGTL5000 analogue audio codec support.
Patches 2 and 3 look OK. I'll hold off applying them until patch 1 is
applied, just to make sure that the new DT binding there is accepted
before I apply patches using it. If you could pi
On Wed, Sep 10, 2014 at 2:24 PM, Stefan Wahren wrote:
> sorry i don't have a clue. In the original code there isn't a comment about
> the reason. Currently there is no init of the vddio regulator by the kernel
> and everything works fine.
>
> @Fabio: Do you have any doubts?
I would say, just use
1 - 100 of 221 matches
Mail list logo
