On 2015-12-08 at 10:35:05 +0100, Arnd Bergmann wrote:
> On Tuesday 08 December 2015 13:12:59 Phil Reid wrote:
>
> > @@ -201,6 +201,25 @@ int stmmac_mdio_register(struct net_device *ndev)
> > struct stmmac_mdio_bus_data *mdio_bus_data = priv->plat->mdio_bus_data;
> > int
On 2015-01-06 at 03:19:33 +0100, th...@altera.com th...@altera.com wrote:
[...]
diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig
index 633ec21..e38beff 100644
--- a/drivers/gpio/Kconfig
+++ b/drivers/gpio/Kconfig
@@ -156,6 +156,14 @@ config GPIO_DWAPB
Say Y or M here to build
On 2014-11-25 at 13:16:58 +0100, Chunyan Zhang chunyan.zh...@spreadtrum.com
wrote:
Add a full sc9836-uart driver for SC9836 SoC which is based on the
spreadtrum sharkl64 platform.
This driver also support earlycon.
Signed-off-by: Chunyan Zhang chunyan.zh...@spreadtrum.com
Signed-off-by:
accordingly.
Signed-off-by: Matthias Brugger matthias@gmail.com
All my previous review comments have been addressed.
Reviewed-by: Tobias Klauser tklau...@distanz.ch
--
To unsubscribe from this list: send the line unsubscribe devicetree in
the body of a message to majord...@vger.kernel.org
On 2014-08-08 at 09:09:19 +0200, Thierry Reding thierry.red...@gmail.com
wrote:
On Thu, Aug 07, 2014 at 02:34:39PM +0200, Tobias Klauser wrote:
On 2014-08-07 at 10:05:38 +0200, Gyungoh Yoo gyun...@gmail.com wrote:
[...]
+#ifdef CONFIG_OF
+static const struct of_device_id
On 2014-08-08 at 13:32:03 +0200, Matthias Brugger matthias@gmail.com
wrote:
This patch adds support for the UART block found on Mediatek SoCs.
The device has a highspeed register which influences the calcualtion of the
divisor. The chip lacks support for some baudrates. When requested, we
On 2014-08-07 at 10:05:38 +0200, Gyungoh Yoo gyun...@gmail.com wrote:
Signed-off-by: Gyungoh Yoo jack@skyworksinc.com
---
Documentation/backlight/sky81452.txt | 25 ++
Documentation/devicetree/bindings/mfd/sky81452.txt | 24 ++
On 2014-07-24 at 10:35:29 +0200, Nicolin Chen nicoleots...@gmail.com wrote:
The Asynchronous Sample Rate Converter (ASRC) converts the sampling rate of a
signal associated with an input clock into a signal associated with a
different
output clock. The driver currently works as a Front End of
Debski k.deb...@samsung.com
Looks good as for my comments. If you want you can add my
Reviewed-by: Tobias Klauser tklau...@distanz.ch
--
To unsubscribe from this list: send the line unsubscribe devicetree in
the body of a message to majord...@vger.kernel.org
More majordomo info at http
On 2014-07-15 at 00:18:05 +0200, Iyappan Subramanian isubraman...@apm.com
wrote:
This patch adds network driver for APM X-Gene SoC ethernet.
Signed-off-by: Iyappan Subramanian isubraman...@apm.com
Signed-off-by: Ravi Patel rapa...@apm.com
Signed-off-by: Keyur Chudgar kchud...@apm.com
---
On 2014-07-13 at 08:31:47 +0200, Mollie Wu mollie...@linaro.org wrote:
This driver adds support for ogma, a Fujitsu Semiconductor Ltd IP Gigabit
Ethernet + PHY IP used in a variety of their ARM-based ASICs.
This is being sent as part of a series including the arch support that uses
it,
On 2014-07-14 at 15:50:35 +0200, Kamil Debski k.deb...@samsung.com wrote:
The pwm-fan driver enables control of fans connected to PWM lines.
This driver uses the PWM framework, so it is compatible with all
PWM devices that provide drivers through the PWM framework.
Signed-off-by: Kamil
On 2014-07-09 at 16:53:20 +0200, Kamil Debski k.deb...@samsung.com wrote:
The pwm-fan driver enables control of fans connected to PWM lines.
This driver uses the PWM framework, so it is compatible with all
PWM devices that provide drivers through the PWM framework.
Signed-off-by: Kamil
On 2014-07-01 at 18:36:49 +0200, Stefan Wahren stefan.wah...@i2se.com wrote:
This patch adds the Ethernet over SPI driver for the
Qualcomm QCA7000 HomePlug GreenPHY.
Signed-off-by: Stefan Wahren stefan.wah...@i2se.com
---
drivers/net/ethernet/Kconfig|1 +
On 2014-05-27 at 14:44:27 +0200, Zhangfei Gao zhangfei@linaro.org wrote:
Add support for the hix5hd2 XGMAC 1Gb ethernet device.
The controller requires two queues for tx and two queues for rx.
Controller fetch buffer from free queue and then push to used queue.
Diver should prepare free
On 2014-05-08 at 14:50:14 +0200, Andreas Irestal andreas.ires...@axis.com
wrote:
This is an early version of a driver for the Synopsys DWC Ethernet QoS IP
version 4. Unfortunately, version 4.00a and onwards of this IP is totally
different from earlier versions used in the STMicroelectronics
16 matches
Mail list logo