On Mon, Nov 23, 2015 at 11:16 AM, Carlo Caione wrote:
> From: Carlo Caione
>
> In Meson SoCs we have 8 independent GPIO interrupts that can be programmed to
> use any of the GPIOs in the chip as interrupt source.
>
> These GPIOs are managed by GIC but they can be conditioned (and enabled) by
> s
From: Carlo Caione
In Meson SoCs we have 8 independent GPIO interrupts that can be programmed to
use any of the GPIOs in the chip as interrupt source.
These GPIOs are managed by GIC but they can be conditioned (and enabled) by
some registers external to the GIC.
GPIOs |--[mux1 or mux2]--[polari