On Tue, Nov 29, 2011 at 06:24:06PM -0800, Stephen Warren wrote:
> Rob Herring wrote at Monday, November 28, 2011 4:24 PM:
> > On 11/28/2011 04:29 PM, Stephen Warren wrote:
> > > Many interrupt sinks support various of active high/low, rising/falling
> > > edge. This can already be configured by set
On Tue, Nov 29, 2011 at 10:55:38AM +, Mark Brown wrote:
> On Tue, Nov 29, 2011 at 12:30:55PM +1100, David Gibson wrote:
> > On Mon, Nov 28, 2011 at 03:29:51PM -0700, Stephen Warren wrote:
>
> > > One possibility is to describe this directly in the binding for each
> > > interrupt source. I ori
On 11/29/2011 07:32 PM, Stephen Warren wrote:
> Fix the DT binding documentation to describe interrupt-related properties,
> and the contents of "child" node interrupts property.
>
> Update tegra20.dtsi to specify the required interrupt-related properties.
>
> Fix the driver to creating an IRQ
Rob Herring wrote at Monday, November 28, 2011 4:24 PM:
> On 11/28/2011 04:29 PM, Stephen Warren wrote:
> > Many interrupt sinks support various of active high/low, rising/falling
> > edge. This can already be configured by setting #interrupt-cells
> > appropriately, and defining an interrupt-contr
Signed-off-by: Stephen Warren
---
v3: Fix compile warning; s/&of_dma/of_dma/.
v2:
* Modified binding to include the DMA controller's phandle. This value
isn't used by the driver, but is useful to correctly represent the HW.
* Renamed dma-channel property to dma-request-selector to better match
Fix the DT binding documentation to describe interrupt-related properties,
and the contents of "child" node interrupts property.
Update tegra20.dtsi to specify the required interrupt-related properties.
Fix the driver to creating an IRQ domain for itself, so that child node
interrupts properties
This prevents users of this API from having to ifdef it.
Signed-off-by: Stephen Warren
---
include/linux/irqdomain.h |2 ++
1 files changed, 2 insertions(+), 0 deletions(-)
diff --git a/include/linux/irqdomain.h b/include/linux/irqdomain.h
index 99834e5..77b1751 100644
--- a/include/linux/i
From: pdeschrij...@nvidia.com
Convert tegra20 IRQ intialization to the GIC devicetree binding. Modify the
interrupt definitions in the dts files according to
Documentation/devicetree/bindings/arm/gic.txt
v3 (swarren):
* Moved of_irq_init() call into board-dt.c to avoid ifdef'ing it.
- Even wit
Rob Herring wrote at Tuesday, November 29, 2011 4:17 PM:
> On 11/29/2011 04:58 PM, Stephen Warren wrote:
...
> > I've been looking at hooking up the Tegra GPIO controller's IRQ support
> > through device tree. It looks like I need to call irq_domain_add_simple()
> > for the GPIO node to make this w
On 11/29/2011 04:58 PM, Stephen Warren wrote:
> Rob Herring wrote at Tuesday, November 29, 2011 3:25 PM:
>> On 11/29/2011 03:08 PM, Stephen Warren wrote:
snip
>> My brain is rotting... I think it was gic_of_init that I was thinking of
>> but still can't find the email.
>>
>> Will your code even l
Rob Herring wrote at Tuesday, November 29, 2011 3:25 PM:
> On 11/29/2011 03:08 PM, Stephen Warren wrote:
> > Rob Herring wrote at Tuesday, November 29, 2011 12:52 PM:
> >> On 11/29/2011 11:47 AM, Cousson, Benoit wrote:
> >>> On 11/29/2011 6:13 PM, Stephen Warren wrote:
> Cousson, Benoit wrote
On 11/29/2011 03:08 PM, Stephen Warren wrote:
> Rob Herring wrote at Tuesday, November 29, 2011 12:52 PM:
>> On 11/29/2011 11:47 AM, Cousson, Benoit wrote:
>>> On 11/29/2011 6:13 PM, Stephen Warren wrote:
Cousson, Benoit wrote at Tuesday, November 29, 2011 6:01 AM:
> Hi Stephen& Peter,
>>
On Tuesday 29 November 2011, Pawel Moll wrote:
> Hi All,
>
> Another, hopefully close to the final, version of the series...
>
Yes, looks pretty good now. I've commented on two details, but I couldn't find
any show-stoppers.
Arnd
___
devicetr
On Tuesday 29 November 2011, Pawel Moll wrote:
> + compact-flash@1a000 {
> + compatible = "ata-generic";
> + reg = <0x1a000 0x100
> + 0x1a100 0xf00>;
> +
On Tuesday 29 November 2011, Pawel Moll wrote:
> @@ -1,6 +1,3 @@
> -#define __MMIO_P2V(x) (((x) & 0xf) | (((x) & 0x0f00) >> 4) |
> 0xf800)
> -#define MMIO_P2V(x)((void __iomem *)__MMIO_P2V(x))
> -
...
> +
> +/* 2MB large area for motherboard's peripherals static mapping */
> +#def
Rob Herring wrote at Tuesday, November 29, 2011 12:52 PM:
> On 11/29/2011 11:47 AM, Cousson, Benoit wrote:
> > On 11/29/2011 6:13 PM, Stephen Warren wrote:
> >> Cousson, Benoit wrote at Tuesday, November 29, 2011 6:01 AM:
> >>> Hi Stephen& Peter,
> >>>
> >>> On 11/29/2011 1:54 AM, Stephen Warren w
* Stephen Warren [29 09:27]:
> Tony Lindgren wrote at Tuesday, November 29, 2011 10:43 AM:
> > * Linus Walleij [28 23:07]:
> > > Greetings,
> > >
> > > can we have some initial idea about DT support for pin control
> > > devices and how these will look? Since pin control seems to be
> > >
On 11/29/2011 11:47 AM, Cousson, Benoit wrote:
> On 11/29/2011 6:13 PM, Stephen Warren wrote:
>> Cousson, Benoit wrote at Tuesday, November 29, 2011 6:01 AM:
>>> Hi Stephen& Peter,
>>>
>>> On 11/29/2011 1:54 AM, Stephen Warren wrote:
From: pdeschrij...@nvidia.com
>>>
>>> [...]
>>>
@@ -1
Ioremap registers from DT specification and adding
of a simple irq domain for AIC interrupts.
Signed-off-by: Nicolas Ferre
---
v2: - use of_irq_init() function for device tree probing
- add documentation
- use own simple struct irq_domain_ops
.../devicetree/bindings/arm/atmel-aic.txt
Tony Lindgren wrote at Tuesday, November 29, 2011 10:43 AM:
> * Linus Walleij [28 23:07]:
> > Greetings,
> >
> > can we have some initial idea about DT support for pin control
> > devices and how these will look? Since pin control seems to be
> > a cruicial piece for people to get board data o
Linus Walleij wrote at Tuesday, November 29, 2011 12:42 AM:
> can we have some initial idea about DT support for pin control
> devices and how these will look? Since pin control seems to be
> a cruicial piece for people to get board data out of their kernels
> we'd better have a common understandin
On 11/29/2011 6:13 PM, Stephen Warren wrote:
Cousson, Benoit wrote at Tuesday, November 29, 2011 6:01 AM:
Hi Stephen& Peter,
On 11/29/2011 1:54 AM, Stephen Warren wrote:
From: pdeschrij...@nvidia.com
[...]
@@ -125,6 +131,14 @@ void __init tegra_init_irq(void)
gic_arch_extn.irq_unm
Hi,
* Linus Walleij [28 23:07]:
> Greetings,
>
> can we have some initial idea about DT support for pin control
> devices and how these will look? Since pin control seems to be
> a cruicial piece for people to get board data out of their kernels
> we'd better have a common understanding.
Be
On Tue, 2011-11-29 at 17:00 +, Dave Martin wrote:
> I'm trying to build... what tree are you basing on?
v3.2-rc3:
$ git log --oneline HEAD...v3.2-rc3~
3b9df1e ARM: vexpress: DT-based support for CoreTiles Express A5x2 and A9x4
5a1c565 ARM: vexpress: Initial RS1 memory map support
9355e8a ARM:
On 11/29/2011 06:13 PM, Stephen Warren :
Cousson, Benoit wrote at Tuesday, November 29, 2011 6:01 AM:
Hi Stephen& Peter,
On 11/29/2011 1:54 AM, Stephen Warren wrote:
From: pdeschrij...@nvidia.com
[...]
@@ -125,6 +131,14 @@ void __init tegra_init_irq(void)
gic_arch_extn.irq_unmask
Cousson, Benoit wrote at Tuesday, November 29, 2011 6:01 AM:
> Hi Stephen & Peter,
>
> On 11/29/2011 1:54 AM, Stephen Warren wrote:
> > From: pdeschrij...@nvidia.com
>
> [...]
>
> > @@ -125,6 +131,14 @@ void __init tegra_init_irq(void)
> > gic_arch_extn.irq_unmask = tegra_unmask;
> > gic
On Tue, Nov 29, 2011 at 03:11:08PM +, Pawel Moll wrote:
> Hi All,
>
> Another, hopefully close to the final, version of the series...
>
> Changes from v2:
>
> * new patch adding ENDPROC at the end of arch/arm/plat-versatile/headsmp.S
> and removing use of BSYM() realview and vexpress platf
On Tue, Nov 29, 2011 at 03:11:13PM +, Pawel Moll wrote:
> This patch adds Device Trees for ARM Ltd. CoreTile Express A5x2
> and CoreTile Express A9x4 used with V2M motherboard and an initial
> implementation of the DT machine support (this code is separate
> from the current core tile code).
>
> How is label used?
>
this would be used as a name when exporting the data, however you are
right and the property name lanmac could be used here
>> data = <0x100 0x6>;
>> };
>>
>> wanmac {
>> label = "WAN";
>>
This patch adds Device Trees for ARM Ltd. CoreTile Express A5x2
and CoreTile Express A9x4 used with V2M motherboard and an initial
implementation of the DT machine support (this code is separate
from the current core tile code).
Signed-off-by: Pawel Moll
---
arch/arm/boot/dts/vexpress-v2p-ca5s.d
This patch adds support for RS1 memory map based Versatile Express
motherboard.
Signed-off-by: Pawel Moll
---
arch/arm/boot/dts/vexpress-v2m-rs1.dtsi | 196 +
arch/arm/mach-vexpress/Kconfig|8 +
arch/arm/mach-vexpress/Makefile.boot
This patch provides hooks for DT-based tile machine implementations
and adds Device Tree description for the motherboard.
Signed-off-by: Pawel Moll
---
Documentation/devicetree/bindings/arm/vexpress.txt | 108 +++
arch/arm/boot/dts/vexpress-v2m.dtsi| 195 +++
This patch gets rid of the MMIO_P2V and __MMPIO_P2V macros,
defining constant virtual base for motherboard and tile
peripherals instead.
Additionally, in preparation for the new motherboard memory
map, the motherboard peripherals are using base pointers
calculated in runtime, instead of compile-ti
Once the ENDPROC is in place, BSYM() in not longer necessary
to get correct pointer to versatile_secondary_startup().
Signed-off-by: Pawel Moll
---
arch/arm/mach-realview/platsmp.c |3 +--
arch/arm/mach-vexpress/platsmp.c |4 +---
arch/arm/plat-versatile/headsmp.S |1 +
3 files cha
Hi All,
Another, hopefully close to the final, version of the series...
Changes from v2:
* new patch adding ENDPROC at the end of arch/arm/plat-versatile/headsmp.S
and removing use of BSYM() realview and vexpress platform SMP calls
* updated binding documentation according to Dave's comments
On 11/25/2011 07:52 AM, John Crispin wrote:
> Hi All,
>
> before starting to implement the following proposed wrappers, i wanted
> to get some more views on the feasibility of these wrappers.
>
> On most routers that OpenWRT supports, we will find a sector within a
> MTD device that holds the boa
On 11/29/2011 02:04 PM, Nicolas Ferre :
On 11/25/2011 04:28 PM, Jamie Iles :
On Fri, Nov 25, 2011 at 02:51:06PM +0100, Jean-Christophe
PLAGNIOL-VILLARD wrote:
On 22:26 Thu 24 Nov , Jamie Iles wrote:
Hi Nicolas,
On Thu, Nov 24, 2011 at 10:56:27PM +0100, Nicolas Ferre wrote:
[...]
+#if defined
On 11/25/2011 04:28 PM, Jamie Iles :
On Fri, Nov 25, 2011 at 02:51:06PM +0100, Jean-Christophe PLAGNIOL-VILLARD
wrote:
On 22:26 Thu 24 Nov , Jamie Iles wrote:
Hi Nicolas,
On Thu, Nov 24, 2011 at 10:56:27PM +0100, Nicolas Ferre wrote:
[...]
+#if defined(CONFIG_OF)
+static struct of_device
Hi Stephen & Peter,
On 11/29/2011 1:54 AM, Stephen Warren wrote:
From: pdeschrij...@nvidia.com
[...]
@@ -125,6 +131,14 @@ void __init tegra_init_irq(void)
gic_arch_extn.irq_unmask = tegra_unmask;
gic_arch_extn.irq_retrigger = tegra_retrigger;
- gic_init(0, 29, IO_ADDRE
On Tue, Nov 29, 2011 at 07:59:26AM +0100, Thierry Reding wrote:
> of hook that allows the driver to specify at probe time that some resources
> are still missing and is used for cases where there is no explicit dependency
> information and thus the driver core doesn't know in which order devices n
On Mon, Nov 28, 2011 at 05:23:30PM -0600, Rob Herring wrote:
> I think adding another property is the wrong approach. The information
> is already there in the interrupt binding. irq_create_of_mapping almost
> does what you need. Perhaps it could be extended to return the type as
> part of the irq
On Tue, Nov 29, 2011 at 12:30:55PM +1100, David Gibson wrote:
> On Mon, Nov 28, 2011 at 03:29:51PM -0700, Stephen Warren wrote:
> > One possibility is to describe this directly in the binding for each
> > interrupt source. I originally proposed the following for the WM8903:
...
> > Mark Brown po
This driver works with both, static platform data and device tree
bindings. It has been tested on a TQM855L board with two AN82527
CAN controllers on the local bus.
CC: Devicetree-discuss@lists.ozlabs.org
CC: linuxppc-...@ozlabs.org
CC: Kumar Gala
Signed-off-by: Wolfgang Grandegger
Acked-by: Mar
This patch enables or updates support for the CC770 and AN82527
CAN controller on the TQM8548 and TQM8xx boards.
CC: devicetree-discuss@lists.ozlabs.org
CC: linuxppc-...@ozlabs.org
CC: Kumar Gala
Signed-off-by: Wolfgang Grandegger
---
arch/powerpc/boot/dts/tqm8548-bigflash.dts | 19 ++
On Monday 28 November 2011 07:07 PM, Shawn Guo wrote:
Device tree compiler does not recognize '-' in label name. Instead,
'_' works fine.
Thanks, that does seem to be the case. I figured it myself when I added
them in actual .dts files but missed updating the bindings.
[]...
+};
+MODULE_DEVICE_TABLE(of, mc13xxx_dt_ids);
+
static int mc13xxx_probe(struct spi_device *spi)
{
+ struct device_node *np = spi->dev.of_node;
+ const struct of_device_id *of_id;
+ struct spi_driver *sdrv = to_spi_driver(spi->dev.driver);
struct mc13xxx *mc13x
46 matches
Mail list logo
