Hi Olof,
On 10 May 2013 11:51, Vikas Sajjan wrote:
> Hi Olof,
>
>
> On 10 May 2013 11:08, Olof Johansson wrote:
>
>> On Thu, May 9, 2013 at 7:55 PM, Vikas Sajjan
>> wrote:
>> > Hi Tomasz,
>> >
>> >
>> > On 10 May 2013 05:35, Tomasz Figa wrote:
>> >>
>> >> Hi Vikas,
>> >>
>> >> On Wednesday 0
Hi Olof,
On 10 May 2013 11:08, Olof Johansson wrote:
> On Thu, May 9, 2013 at 7:55 PM, Vikas Sajjan
> wrote:
> > Hi Tomasz,
> >
> >
> > On 10 May 2013 05:35, Tomasz Figa wrote:
> >>
> >> Hi Vikas,
> >>
> >> On Wednesday 08 of May 2013 11:31:34 Vikas Sajjan wrote:
> >> > Adds display timing no
On Thu, May 9, 2013 at 7:55 PM, Vikas Sajjan wrote:
> Hi Tomasz,
>
>
> On 10 May 2013 05:35, Tomasz Figa wrote:
>>
>> Hi Vikas,
>>
>> On Wednesday 08 of May 2013 11:31:34 Vikas Sajjan wrote:
>> > Adds display timing node for a DP panel to Arndale Board DTS file
>> >
>> > Signed-off-by: Vikas Sajj
Hi Tomasz,
On 10 May 2013 08:25, Vikas Sajjan wrote:
> Hi Tomasz,
>
>
> On 10 May 2013 05:35, Tomasz Figa wrote:
>
>> Hi Vikas,
>>
>> On Wednesday 08 of May 2013 11:31:34 Vikas Sajjan wrote:
>> > Adds display timing node for a DP panel to Arndale Board DTS file
>> >
>> > Signed-off-by: Vikas Sa
Hi Sylwester,
On 9 May 2013 21:21, Sylwester Nawrocki wrote:
> Hi Sachin,
>
> On 05/09/2013 04:50 PM, Sachin Kamat wrote:
>> George from my team is working on adding JPEG IP support for 4412 and
>> 5250 SoCs which is quite different from 4210.
>> In this regard he has refactored the driver to acc
Hi Tomasz,
On 10 May 2013 05:35, Tomasz Figa wrote:
> Hi Vikas,
>
> On Wednesday 08 of May 2013 11:31:34 Vikas Sajjan wrote:
> > Adds display timing node for a DP panel to Arndale Board DTS file
> >
> > Signed-off-by: Vikas Sajjan
> > ---
> > arch/arm/boot/dts/exynos5250-arndale.dts | 16 ++
Hi Padmavathi,
On Tuesday 07 of May 2013 12:13:33 Padmavathi Venna wrote:
> Samsung S5PV210 and Exynos SoC has a separate subsystem for audio. This
> subsystem has a internal clock controller which controls i2s0 and pcm0
> clocks. This patch series adds the Samsung audio subsytem clock to the
> co
Hi Padmavathi,
I managed to review the patch a bit more thoroughly and I had few more
comments. You can find them inline.
On Tuesday 07 of May 2013 12:13:34 Padmavathi Venna wrote:
> Audio subsystem is introduced in s5pv210 and exynos platforms.
> This has seperate clock controller which can con
Hi Tom,
On Thu, May 9, 2013 at 12:36 PM, Tom Rini wrote:
> On Tue, May 07, 2013 at 09:11:44AM -0700, Simon Glass wrote:
>
>> This series adjusts the image code to work with sandbox and prepares it for
>> verified boot to come later.
>>
>> The primary goal here is to get image loading to work on s
Hi Vikas,
On Wednesday 08 of May 2013 11:31:34 Vikas Sajjan wrote:
> Adds display timing node for a DP panel to Arndale Board DTS file
>
> Signed-off-by: Vikas Sajjan
> ---
> arch/arm/boot/dts/exynos5250-arndale.dts | 16
> 1 file changed, 16 insertions(+)
>
> diff --git a/a
On Thu, May 02, 2013 at 05:57:33PM -0700, Christian Daudt wrote:
> Rev A2 SoCs have an unorthodox memory re-mapping and this needs
> to be reflected in the cache operations.
> This patch adds new outer cache functions for the l2x0 driver
> to support this SoC revision. It also adds a new compatible
On Tue, May 07, 2013 at 09:11:44AM -0700, Simon Glass wrote:
> This series adjusts the image code to work with sandbox and prepares it for
> verified boot to come later.
>
> The primary goal here is to get image loading to work on sandbox, which is
> mostly a set of fairly minor changes such as u
* Dan Murphy [130509 11:13]:
>
> Can we cleanly append to omap4_pmx_core without overriding the whole node?
> I don't want to recreate the pmx_core node in the es file.
Yes that should work just fine.
Regards,
Tony
___
devicetree-discuss mailing list
Hi Sachin,
On 05/09/2013 04:50 PM, Sachin Kamat wrote:
> George from my team is working on adding JPEG IP support for 4412 and
> 5250 SoCs which is quite different from 4210.
> In this regard he has refactored the driver to accomodate the changes
> required for the new IP and also added DT support
On 09/05/13 15:51, Arnd Bergmann wrote:
> It won't.
>
>> > Looking at the code in clocksource_of_init it just goes through the
>> > of_device_id table, which is not used in case of non-DT.
> All new platforms are DT-only, and none of the old platforms use this
> driver, so it does not matter.
>
I
On 09/05/13 15:40, Mark Brown wrote:
> So what exactly is the driver doing then? If the register maps look
> nothing like each other then what's the common functionality the driver
> is providing?
What I meant here is that, sysconf registers are reassigned per SOC, so
the sysconf register definiti
On Thursday 09 May 2013, Srinivas KANDAGATLA wrote:
> >> diff --git a/arch/arm/include/asm/global_timer.h
> >> b/arch/arm/include/asm/global_timer.h
> >> new file mode 100644
> >> index 000..46f9188
> >> --- /dev/null
> >> +++ b/arch/arm/include/asm/global_timer.h
> >> @@ -0,0 +1,12 @@
> >> +i
Hi Sylwester,
George from my team is working on adding JPEG IP support for 4412 and
5250 SoCs which is quite different from 4210.
In this regard he has refactored the driver to accomodate the changes
required for the new IP and also added DT support.
The patches are almost ready and would be submi
On Thu, May 09, 2013 at 03:00:16PM +0100, Srinivas KANDAGATLA wrote:
> Some of layouts of the sysconf registers are totally changed for each SOC.
> Looking at driver by driver maybe some drivers can take advantage of the
> patterns, but Am not sure if this will be a sustainable solution for all
>
On 08/05/13 15:38, Arnd Bergmann wrote:
> On Wednesday 08 May 2013, Srinivas KANDAGATLA wrote:
>> From: Stuart Menefy
>>
>> This is a simple driver for the global timer module found in the Cortex
>> A9-MP cores from revision r1p0 onwards. This should be able to perform
>> the functions of the syst
On 09/05/13 14:26, Mark Brown wrote:
> On Thu, May 09, 2013 at 12:58:01PM +0100, Srinivas KANDAGATLA wrote:
>
>> Currently, we have two bits of information which come from device trees.
>> 1> The syscon bank/group definition itself.
>> 2> syscon register offsets and bits information to the drivers
On 20:35 Wed 08 May , Arnd Bergmann wrote:
> On Wednesday 08 May 2013, Nicolas Pitre wrote:
> > I tried to fix this up over 10 years ago. RMK tried as well. This
> > failed because X86 people insisted on always having COM1 as /dev/ttyS0,
> > COM3 as /dev/ttyS2 and so on, even when some of th
On Thu, May 09, 2013 at 12:58:01PM +0100, Srinivas KANDAGATLA wrote:
> Currently, we have two bits of information which come from device trees.
> 1> The syscon bank/group definition itself.
> 2> syscon register offsets and bits information to the drivers.
> These are the 2 things which keep chang
On 09/05/13 11:29, James Hogan wrote:
> If the uart clock provided to the 8250_dw driver is adjustable it may
> not be set to the desired rate. Therefore if both a uart clock and a
> clock frequency is specified (e.g. via device tree), try and update the
> clock to match the frequency.
>
> Unfortu
The s5c73m3 sensor node should be off an I2C bus controller node.
Signed-off-by: Sylwester Nawrocki
Signed-off-by: Kyungmin Park
---
.../devicetree/bindings/media/samsung-fimc.txt | 26 ++--
1 file changed, 13 insertions(+), 13 deletions(-)
diff --git a/Documentation/devi
Ensure the compatible property for FIMC-LITE IP blocks is properly
documented, a cut&paste error fix.
Signed-off-by: Sylwester Nawrocki
Signed-off-by: Kyungmin Park
---
.../devicetree/bindings/media/exynos-fimc-lite.txt |2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/Docu
This patch adds device tree support for the S5P/Exynos SoC
JPEG codec IP block.
Cc: Andrzej Pietrasiewicz
Signed-off-by: Sylwester Nawrocki
Signed-off-by: Kyungmin Park
---
.../devicetree/bindings/media/samsung-s5p-jpeg.txt | 12
drivers/media/platform/s5p-jpeg/jpeg-core.c
On 09/05/13 10:51, Mark Brown wrote:
> On Wed, May 08, 2013 at 06:42:04PM +0100, Srinivas KANDAGATLA wrote:
>
> Fix your mailer to word wrap within paragraphs.
>
Sorry about that.
>> Ultimately the syscon_write use the regmap_update_bits, however we
>> really want is the flexibility in using/refe
On ARM multi-cluster systems coherency between cores running on
different clusters is managed by the cache-coherent interconnect (CCI).
It allows broadcasting of TLB invalidates and memory barriers and it
guarantees cache coherency at system level through snooping of slave
interfaces connected to i
This patch is an updated of a previous posting:
http://lists.infradead.org/pipermail/linux-arm-kernel/2013-May/166173.html
main changes in v3:
- Changed init to early_initcall and added code to deal with init calls
ordering issues
- Removed platform driver infrastructure, replaced with DT la
If the uart clock provided to the 8250_dw driver is adjustable it may
not be set to the desired rate. Therefore if both a uart clock and a
clock frequency is specified (e.g. via device tree), try and update the
clock to match the frequency.
Unfortunately if the resulting frequency is rounded down
Hi Arnd,
Thankyou for extending the discussion.
On 08/05/13 20:48, Arnd Bergmann wrote:
> On Wednesday 08 May 2013, Srinivas KANDAGATLA wrote:
>> the pinctrl driver calls syconf_claim(np, "st,alt-control) to get a
>> field and then do a read/write on the field.
>>
>> Just in pinctrl driver we use
On Wed, May 08, 2013 at 06:42:04PM +0100, Srinivas KANDAGATLA wrote:
Fix your mailer to word wrap within paragraphs.
> Ultimately the syscon_write use the regmap_update_bits, however we
> really want is the flexibility in using/referring the syscon
> registers/bits in both device-trees and non-de
On 22:55 Wed 08 May , Christian Daudt wrote:
> Add SDHCI driver for the Broadcom 281xx SoCs. Also
> add bindings for it into bcm281xx dts files.
> Still missing:
> - power managemement
split the dts/dtsi in an other patch
>
> Signed-off-by: Christian Daudt
>
> diff --git a/Documentation/de
Hi Prabhakar,
On Tue, May 07, 2013 at 11:11:21, Prabhakar Lad wrote:
> Hi Manish,
>
> Thanks for the patch, below are few nits.
>
> On Sat, May 4, 2013 at 4:42 PM, Vishwanathrao Badarkhe, Manish
> wrote:
> > Add device tree based support for TI's tps6507x touchscreen.
> [Snip]
>
> > +- tsc: T
35 matches
Mail list logo
