Patches get misrouted and lost otherwise. And use * to future-proof
for sphinx (or whatever the documentation nirvana toolchain will be).
Cc: Jonathan Corbet
Cc: David Airlie
Signed-off-by: Daniel Vetter
---
MAINTAINERS | 1 +
1 file changed, 1 insertion(+)
diff --git a/MAINTAINERS b/MAINTAIN
//lists.freedesktop.org/archives/dri-devel/attachments/20160502/6a65bc54/attachment.html>
Hi!
> -}
> -EXPORT_SYMBOL(sync_file_merge);
> -
> static const char *android_fence_get_driver_name(struct fence *fence)
> {
> struct sync_timeline *parent = fence_parent(fence);
if this is meant to be used outside android, should it select some
better prefix than android_fence_?
Thanks,
On Mon, May 2, 2016 at 10:30 PM, Tobias Jakobi
wrote:
>> drm_mode_set_crtcinfo() is meant to be used to fill in all the derived
>> values. We might or might not want to have a default call for that in
>> atomic helpers actually (before we call down into any of the driver's
>> check functions for t
On Wed 2016-04-27 13:27:08, Gustavo Padovan wrote:
> From: Gustavo Padovan
>
> struct sync_merge_data already have documentation on top of the
> struct definition. No need to duplicate it.
>
> Signed-off-by: Gustavo Padovan
> Reviewed-by: Maarten Lankhorst
> @@ -33,8 +33,8 @@ struct sync_merg
Hello everybody,
If somebody can look/dig into the problem, I would be happy to provide
more information and/or do further testing.
On 2016-04-27 23:11, Dmitry Katsubo wrote:
> Dear all,
>
> I have noticed several warnings in dmesg like below. I wonder if I can
> provide more information. I have
|--- |FIXED
--
You are receiving this mail because:
You are the assignee for the bug.
-- next part --
An HTML attachment was scrubbed...
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/05e21e1d/attachment.html>
|RESOLVED
--
You are receiving this mail because:
You are the assignee for the bug.
-- next part --
An HTML attachment was scrubbed...
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/c74edf3f/attachment.html>
https://bugzilla.kernel.org/show_bug.cgi?id=83461
Thom changed:
What|Removed |Added
CC||madeforspam at telfort.nl
--- Comment #38 from Tho
Hey Daniel,
Daniel Vetter wrote:
> On Mon, May 02, 2016 at 04:30:37PM +0200, Tobias Jakobi wrote:
>> Hello Alex,
>>
>>
>> Alex Deucher wrote:
>>> On Sat, Apr 30, 2016 at 5:37 PM, Tobias Jakobi
>>> wrote:
Hello,
while playing around with FIMD enabled, I noticed that when first usin
On Mon, May 02, 2016 at 11:11:31AM -0400, Lyude Paul wrote:
> I gave a short try at fixing MST audio, but it definitely looks like it's
> going
> to require quite a bit of troubleshooting and a few more patches :(.
>
> Since I can't find an immediate fix to actually make MST audio work I'm
> tot
On Mon, May 02, 2016 at 04:30:37PM +0200, Tobias Jakobi wrote:
> Hello Alex,
>
>
> Alex Deucher wrote:
> > On Sat, Apr 30, 2016 at 5:37 PM, Tobias Jakobi
> > wrote:
> >> Hello,
> >>
> >> while playing around with FIMD enabled, I noticed that when first using
> >> the device a zero division was t
On Mon, May 02, 2016 at 05:55:15PM +0200, Noralf Trønnes wrote:
>
> Den 13.04.2016 13:05, skrev Daniel Vetter:
> >On Fri, Apr 08, 2016 at 07:05:05PM +0200, Noralf Trønnes wrote:
> >>Provides helper functions for drivers that have a simple display
> >>pipeline. Plane, crtc and encoder are collaps
From: Ville Syrjälä
DP dual mode type 1 DVI adaptors aren't required to implement any
registers, so it's a bit hard to detect them. The best way would
be to check the state of the CONFIG1 pin, but we have no way to
do that. So as a last resort, check the VBT to see if the HDMI
port is in fact a
From: Ville Syrjälä
To save a bit of power, let's try to turn off the TMDS output buffers
in DP++ adaptors when we're not driving the port.
v2: Let's not forget DDI, toss in a debug message while at it
v3: Just do the TMDS output control based on adaptor type. With the
helper getting passe
From: Ville Syrjälä
Try to detect the max TMDS clock limit for the DP++ adaptor (if any)
and take it into account when checking the port clock.
Note that as with the sink (HDMI vs. DVI) TMDS clock limit we'll ignore
the adaptor TMDS clock limit in the modeset path, in case users are
already "o
From: Ville Syrjälä
Add a helper which aids in the identification of DP dual mode
(aka. DP++) adaptors. There are several types of adaptors
specified: type 1 DVI, type 1 HDMI, type 2 DVI, type 2 HDMI
Type 1 adaptors have a max TMDS clock limit of 165MHz, type 2 adaptors
may go as high as 300MH
From: Ville Syrjälä
Here's a respin of my DP++ adaptor support series [1]. Pardon for taking
forever with this. Presumably we want to get this into stable to fix the
regression from HDMI 12bpc support.
I've tried to account for a bunch of Paulo's review comments
I also tried to make the helpe
On 05/02/16 18:05, Daniel Vetter wrote:
> On Tue, Apr 19, 2016 at 11:03:26AM -0300, Gustavo Padovan wrote:
>> Hi Jyri,
>>
>> 2016-04-19 Jyri Sarha :
>>
>>> On 04/14/16 20:48, Gustavo Padovan wrote:
From: Gustavo Padovan
Replace the legacy drm_send_vblank_event() with the new helper
..
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/41384a52/attachment.html>
On Mon, May 2, 2016 at 7:14 PM, Emil Velikov
wrote:
> Rob and Archit are the main developers behind the driver.
>
> v2: Removing Archit for now, correcting the status and adding
> linux-arm-msm@ mailing list.
>
> Cc: Rob Clark
> Cc: Archit Taneja
> Signed-off-by: Emil Velikov
Acked-by: Rob Cl
signal 11 at 095b44c0 nip 095b44c0
lr 0de343b4 code 30001
--
You are receiving this mail because:
You are the assignee for the bug.
-- next part --
An HTML attachment was scrubbed...
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/6d3bb7d0/attachment.html>
next part --
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: OpenPGP digital signature
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/7014849f/attachment.sig>
This is my current series for vc4 for -next, replacing
drm-vc4-next-2016-04-14 which I'd previously sent. This one has gamma
ramp and render node support.
The following changes since commit f55532a0c0b8bb6148f4e07853b876ef73bc69ca:
Linux 4.6-rc1 (2016-03-26 16:03:24 -0700)
are available in th
Hi Pavel,
2016-05-02 Pavel Machek :
> Hi!
>
>
> > -}
> > -EXPORT_SYMBOL(sync_file_merge);
> > -
> > static const char *android_fence_get_driver_name(struct fence *fence)
> > {
> > struct sync_timeline *parent = fence_parent(fence);
>
> if this is meant to be used outside android, should
2016-05-02 Pavel Machek :
> On Wed 2016-04-27 13:27:08, Gustavo Padovan wrote:
> > From: Gustavo Padovan
> >
> > struct sync_merge_data already have documentation on top of the
> > struct definition. No need to duplicate it.
> >
> > Signed-off-by: Gustavo Padovan
> > Reviewed-by: Maarten Lankh
to track a mask kind of like msm's
pending_crtcs.
-- next part --
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 818 bytes
Desc: not available
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/ed3548c9/attachment.sig>
Den 13.04.2016 13:05, skrev Daniel Vetter:
> On Fri, Apr 08, 2016 at 07:05:05PM +0200, Noralf Trønnes wrote:
>> Provides helper functions for drivers that have a simple display
>> pipeline. Plane, crtc and encoder are collapsed into one entity.
>>
>> Signed-off-by: Noralf Trønnes
[...]
>> +st
Hi Thierry,
2016-05-02 16:22 GMT+02:00 Thierry Reding :
> On Mon, May 02, 2016 at 09:54:26AM +0200, Enric Balletbo i Serra wrote:
> [...]
>> diff --git a/drivers/gpu/drm/bridge/analogix-anx78xx.c
>> b/drivers/gpu/drm/bridge/analogix-anx78xx.c
> [...]
>> +static int anx78xx_init_pdata(struct anx78
for the bug.
-- next part --
An HTML attachment was scrubbed...
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/b52051e6/attachment.html>
On Fri, Apr 15, 2016 at 12:59:26AM +0300, Laurent Pinchart wrote:
> Hi Gustavo,
>
> Thank you for the patch.
>
> On Thursday 14 Apr 2016 10:48:21 Gustavo Padovan wrote:
> > From: Gustavo Padovan
> >
> > Replace the legacy drm_send_vblank_event() with the new helper function.
> >
> > Signed-off
On Tue, Apr 19, 2016 at 11:03:26AM -0300, Gustavo Padovan wrote:
> Hi Jyri,
>
> 2016-04-19 Jyri Sarha :
>
> > On 04/14/16 20:48, Gustavo Padovan wrote:
> > > From: Gustavo Padovan
> > >
> > > Replace the legacy drm_send_vblank_event() with the new helper function.
> > >
> > > Signed-off-by: Gu
On Thu, Apr 14, 2016 at 04:51:06PM -0400, Rob Clark wrote:
> On Thu, Apr 14, 2016 at 1:48 PM, Gustavo Padovan
> wrote:
> > From: Gustavo Padovan
> >
> > Replace the legacy drm_send_vblank_event() with the new helper function.
> >
> > Signed-off-by: Gustavo Padovan
>
> thanks, shall I take this
On Fri, Apr 15, 2016 at 11:55:16AM +0900, Michel Dänzer wrote:
> On 15.04.2016 02:48, Gustavo Padovan wrote:
> > From: Gustavo Padovan
> >
> > Replace the legacy drm_send_vblank_event() with the new helper function.
> >
> > Signed-off-by: Gustavo Padovan
> > ---
> > drivers/gpu/drm/amd/amdgpu
On Mon, May 2, 2016 at 11:43 AM, Tomi Valkeinen
wrote:
> Hi Laurent,
>
> On 26/04/16 23:35, Laurent Pinchart wrote:
>> The number of bits per pixel is identical for all planes, don't store
>> multiple copies.
>
> That's not true, as with NV12, Y has 8 bits per pixel and UV has 16 bits
> per pixel
This effectively reverts
commit afcd950cafea6e27b739fe7772cbbeed37d05b8b
Author: Chris Wilson
Date: Wed Jun 10 15:58:01 2015 +0100
drm: Avoid the double clflush on the last cache line in
drm_clflush_virt_range()
as we have observed issues with serialisation of the clflush operations
on B
On Tue, Apr 26, 2016 at 04:34:05PM +0200, Daniel Vetter wrote:
> On Tue, Apr 26, 2016 at 04:11:33PM +0200, Maarten Lankhorst wrote:
> > Userspace calls the atomic ioctl with DRM_MODE_ATOMIC_NONBLOCK
> > when it doesn't want the ioctl to block for completion.
> >
> > In the kernel it's called async
Hello Alex,
Alex Deucher wrote:
> On Sat, Apr 30, 2016 at 5:37 PM, Tobias Jakobi
> wrote:
>> Hello,
>>
>> while playing around with FIMD enabled, I noticed that when first using
>> the device a zero division was triggered in fimd_calc_clkdiv(). I
>> remembered that I had a similar issue some tim
On Fri, Apr 29, 2016 at 04:57:05PM +0200, Daniel Vetter wrote:
> On Thu, Apr 28, 2016 at 05:18:30PM +0200, Noralf Trønnes wrote:
> > This patchset adds fbdev deferred io support to drm_fb_helper and
> > drm_fb_cma_helper.
> >
> > It channels fbdev mmap and fb_{write,fillrect,copyarea,imageblit} d
On Fri, Apr 29, 2016 at 04:47:08PM +0200, Noralf Trønnes wrote:
>
> Den 29.04.2016 14:50, skrev Tomi Valkeinen:
> >Hi,
> >
> >On 28/04/16 18:18, Noralf Trønnes wrote:
> >>This adds deferred io support to drm_fb_helper.
> >>The fbdev framebuffer changes are flushed using the callback
> >>(struct
part --
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: not available
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/14505d84/attachment.sig>
Handle uvd clock bypass settings as part of clockgating
setup.
v2: fix gate logic
v3: fix header include
Reviewed-by: Eric Huang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c | 19 +++
1 file changed, 19 insertions(+)
diff --git a/drivers/gpu/drm/amd/am
Need to call the IP cg callbacks.
v2: fix gate logic
Reviewed-by: Eric Huang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/fiji_clockpowergating.c | 11 +--
1 file changed, 9 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/fiji_cloc
Without this clockgating is not enabled.
Reviewed-by: Ken Wang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/tonga_hwmgr.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/tonga_hwmgr.c
b/drivers/gpu/drm/amd/powerplay/hwmgr/tonga_hwm
From: Tom St Denis
This adds 3 new files that can be read/written to access
indirect GPU registers.
Signed-off-by: Tom St Denis
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu.h| 2 +-
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 230
From: Tom St Denis
First patch in series to move to user mode
debug tools we're removing the print_status callbacks.
These functions were unused at the moment anyway.
Signed-off-by: Tom St Denis
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_acp.
From: Eric Huang
Change the way we store pptables in the driver to better
facilitate eventual runtime updates for debugging.
Reviewed-by: Alex Deucher
Signed-off-by: Eric Huang
Signed-off-by: Alex Deucher
---
.../gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c | 31 +++---
...
From: Eric Huang
Change the way we store pptables in the driver to better
facilitate eventual runtime updates for debugging.
Reviewed-by: Alex Deucher
Signed-off-by: Eric Huang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/tonga_hwmgr.c | 37 +++
dri
From: Eric Huang
Change the way we store pptables in the driver to better
facilitate eventual runtime updates for debugging.
Reviewed-by: Alex Deucher
Signed-off-by: Eric Huang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/fiji_hwmgr.c | 40
dri
From: Eric Huang
This fixes a bug in the pptable access interface that could lead to
a crash. Check the pointer before using it.
Reviewed-by: Alex Deucher
Signed-off-by: Eric Huang
Signed-off-by: Alex Deucher
---
.../gpu/drm/amd/powerplay/hwmgr/tonga_processpptables.c | 15 +--
From: Eric Huang
Allows you to force multiple levels rather than just one via the new
sysfs interrface.
v2: squash in:
drm/amd/powerplay: ensure clock level set by user is valid.
>From Rex.
Reviewed-by: Alex Deucher
Signed-off-by: Eric Huang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/a
From: Eric Huang
The logic was reversed.
Signed-off-by: Eric Huang
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_thermal.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/pol
From: Eric Huang
Need to initialize the values to 0 since they get or'ed with additional
values. If the initialization is missing, on resume, they may end up
with a combination of stale data and new data.
Fixes dpm on resume.
Signed-off-by: Rex Zhu
Reviewed-by: Alex Deucher
Signed-off-by: Al
From: Rex Zhu
1. don't enable SclkThrottleLowNotification, it's not supported.
2. Set missing mclk_dpm0_activity_target
Signed-off-by: Rex Zhu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c | 5 +
1 file changed, 1 insertio
From: Rex Zhu
Don't fail if certain optional interface callbacks are missing.
Signed-off-by: Rex Zhu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/amd_powerplay.c | 169 +-
1 file changed, 113 insertions(+), 56 deletions(-)
d
From: Mykola Lysenko
Previously requested FW pointer should not be
overwritten on a subsequent call.
Reviewed-by: Alex Deucher
Signed-off-by: Mykola Lysenko
---
drivers/gpu/drm/amd/amdgpu/amdgpu_cgs.c | 70 +
1 file changed, 36 insertions(+), 34 deletions(-)
d
From: Rex Zhu
Forgot to save the current gate state so we don't know
what the current state is if we try and gate/ungate the
block.
Signed-off-by: Rex Zhu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_clockpowergating.c | 2 ++
1 file
From: Eric Huang
Only enable it if it's supported rather than unconitionally.
Signed-off-by: Eric Yang
Reviewed-by: Rex Zhu
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c | 11 +++
1 file changed, 7 insertions(+), 4 deletions(-)
diff --git a/dr
From: Rex Zhu
use wrong parameter to compute the reference clock.
Signed-off-by: Rex Zhu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/tonga_hwmgr.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/powerpl
From: Rex Zhu
Update to latest changes for SMC team.
Signed-off-by: Rex Zhu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
.../drm/amd/powerplay/hwmgr/polaris10_powertune.c | 32 --
drivers/gpu/drm/amd/powerplay/inc/smu74_discrete.h | 10 +++
2 files chang
From: Rex Zhu
Add interface for manual fan control.
Signed-off-by: Rex Zhu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
.../gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c | 26 ++
1 file changed, 26 insertions(+)
diff --git a/drivers/gpu/drm/amd/powerplay/hw
From: Rex Zhu
Sync up with internal updates.
v2: squash in:
drm/amd/powerplay: set revert flag for enable thermal protect.
Signed-off-by: Rex Zhu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/fiji_hwmgr.c | 2 +-
.../gpu/drm/amd/powerplay/h
New PLL scheme on ELM/BAF.
v2: squash in pll fix. Plls are part of the phys.
Reviewed-by: Christian König
Signed-off-by: Alex Deucher
Reviewed-by: Jammy Zhou
---
drivers/gpu/drm/amd/amdgpu/dce_v11_0.c | 38 ++
1 file changed, 38 insertions(+)
diff --git a/dr
Add support for the display configuration on elm/baf.
v2: add missing Stoney case
Reviewed-by: Christian König
Signed-off-by: Alex Deucher
Reviewed-by: Jammy Zhou
---
drivers/gpu/drm/amd/amdgpu/dce_v11_0.c | 25 -
1 file changed, 24 insertions(+), 1 deletion(-)
diff
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vi.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/vi.c b/drivers/gpu/drm/amd/amdgpu/vi.c
index 83f890a..ddbb63a 100644
--- a/drivers/gpu/drm/amd/amdgpu/vi.c
+++
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vi.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/vi.c b/drivers/gpu/drm/amd/amdgpu/vi.c
index a330d70..83f890a 100644
--- a/drivers/gpu/drm/amd/amdgpu/vi.c
+++
They care common for all sdma 3.0 parts
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c | 104 +
1 file changed, 39 insertions(+), 65 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
b/drivers/gpu/dr
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vi.c | 5 -
1 file changed, 4 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/vi.c b/drivers/gpu/drm/amd/amdgpu/vi.c
index 0e9d3821..a330d70 100644
--- a/drivers/gpu/drm/amd/amdgpu/vi.c
++
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vi.c | 5 -
1 file changed, 4 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/vi.c b/drivers/gpu/drm/amd/amdgpu/vi.c
index 7d03ea1..0e9d3821 100644
--- a/drivers/gpu/drm/amd/amdgpu/vi.c
++
They can be used for other VI parts.
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vi.c | 33 +
1 file changed, 21 insertions(+), 12 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/vi.c b/drivers/gpu/drm/amd/amdgpu/vi.c
i
v2: just enable MGCG for now since CGCG causes hangs
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vi.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/vi.c b/drivers/gpu/drm/amd/amdgpu/vi.c
index c9c88a5..2a7
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vi.c | 10 +-
1 file changed, 9 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/vi.c b/drivers/gpu/drm/amd/amdgpu/vi.c
index 16b2a29..c9c88a5 100644
--- a/drivers/gpu/drm/amd/amdgpu/vi
They can be shared with other asics with minor modifications.
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c | 218 +++---
1 file changed, 202 insertions(+), 16 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v8
Different asics tend to have different ways to interact
with the RLC. This just covers enter/exit of safe mode
for updating CG and PG state, but could be extended to
cover other RLC operations in the future if necessary.
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/am
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c | 23 +--
1 file changed, 17 insertions(+), 6 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
index 7e94a85..b15162d 100644
-
So it can be shared with CZ/ST.
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c | 14 +++---
1 file changed, 7 insertions(+), 7 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
index 4a
We were already enabling these CG features, this uses
the standard interface for doing so.
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c | 8
drivers/gpu/drm/amd/amdgpu/vi.c | 4 +++-
2 files changed, 7 insertions(+), 5 deletions(-)
We were already enabling these CG features, this uses
the standard interface for doing so.
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vi.c | 22 +-
1 file changed, 13 insertions(+), 9 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgp
We were already enabling these CG features, this uses
the standard interface for doing so.
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c | 4 ++--
drivers/gpu/drm/amd/amdgpu/vi.c| 4 +++-
2 files changed, 5 insertions(+), 3 deletions(-)
d
We were already enabling these CG features, this uses
the standard interface for doing so.
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c | 82 ---
drivers/gpu/drm/amd/amdgpu/vi.c | 9 +++-
2 files changed, 56
Acked-by: Tom St Denis
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/include/amd_shared.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/include/amd_shared.h
b/drivers/gpu/drm/amd/include/amd_shared.h
index 04e4090..f8afe53 100644
--- a/drivers/gpu/drm/amd/include
From: Andrey Grodzovsky
Also add some pflip debug prints.
This change allows us to wait on pflip status until the new surface address
is actually submitted to the register.
This reverts ed3020e923240829dcdfd3343f6e91dc02c63775
drm/amdgpu: Move MMIO flip out of spinlocked region
The original cha
From: Rex Zhu
This comes from the display handling code.
Signed-off-by: Rex Zhu
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/hwmgr/fiji_hwmgr.c | 50 ++--
1 file changed, 30 insertions(+), 20 deletions(-)
diff --git a/drivers/gp
From: Tom St Denis
This patch enables clockgating for the UVD6 block in Stoney.
Signed-off-by: Tom St Denis
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vi.c | 6 +-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/a
From: Tom St Denis
This patch enables clock gating for the UVD5 block with
Tonga.
Signed-off-by: Tom St Denis
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vi.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdg
From: Tom St Denis
This patch adds support for software clock gating to UVD 5
and UVD 6 blocks with a preliminary commented out hardware
gating routine.
Currently hardware gating does not work so it's not activated.
Signed-off-by: Tom St Denis
Reviewed-by: Alex Deucher
Signed-off-by: Alex Deu
From: Vitaly Prosyak
Fixed mc stop and resume hardware programming sequence.
Signed-off-by: Vitaly Prosyak
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/dce_v11_0.c | 65 +++---
1 file changed, 5 insertions(+), 60 deletions(-)
diff --git a/drivers/gpu
This is just a bunch of patches that I've been carrying in my -wip tree for a
while. Some are minor updates to previous versions I've sent out.
- Fixes to non-DAL modesetting code for Polaris
- Clockgating fixes and enablement
- Misc powerplay bug fixes
- Misc bug fixes and cleanups
I meant to sen
Chris Wilson writes:
> [ text/plain ]
> This effectively reverts
>
> commit afcd950cafea6e27b739fe7772cbbeed37d05b8b
> Author: Chris Wilson
> Date: Wed Jun 10 15:58:01 2015 +0100
>
> drm: Avoid the double clflush on the last cache line in
> drm_clflush_virt_range()
>
> as we have observed
assignee for the bug.
-- next part --
An HTML attachment was scrubbed...
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/55addd8f/attachment.html>
From: Robert Foss
As per the docs, atomic_commit should return -EBUSY "if an asycnhronous
update is requested and there is an earlier update pending".
Signed-off-by: Robert Foss
---
drivers/gpu/drm/vc4/vc4_crtc.c | 6 ++
drivers/gpu/drm/vc4/vc4_drv.h | 1 +
drivers/gpu/drm/vc4/vc4_kms.c
From: Robert Foss
As per the docs, atomic_commit should return -EBUSY "if an asycnhronous
update is requested and there is an earlier update pending".
This patch is based on the rockchip patch below:
http://article.gmane.org/gmane.comp.video.dri.devel/151678
Note: This patch was resent as
- next part --
An HTML attachment was scrubbed...
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/2dbea1e7/attachment.html>
nt was scrubbed...
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/dac897f3/attachment-0001.html>
part --
An HTML attachment was scrubbed...
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/0387d168/attachment.html>
rst
on mesa-dev ?
--
You are receiving this mail because:
You are the assignee for the bug.
-- next part --
An HTML attachment was scrubbed...
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/603a9bbf/attachment.html>
the bug.
-- next part --
An HTML attachment was scrubbed...
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/03937db3/attachment.html>
On 2016-05-02 04:00, Arnd Bergmann wrote:
> The fsl dcu now uses the clk-provider interfaces, which are not available
> when CONFIG_COMMON_CLK is disabled:
>
> drivers/gpu/drm/fsl-dcu/fsl_dcu_drm_drv.c: In function 'fsl_dcu_drm_probe':
> drivers/gpu/drm/fsl-dcu/fsl_dcu_drm_drv.c:362:20: error: imp
Am Mittwoch, den 27.04.2016, 21:27 +0100 schrieb Russell King - ARM
Linux:
> On Wed, Apr 27, 2016 at 02:39:21PM +0200, Lucas Stach wrote:
> > +static int etnaviv_gem_userptr_mmap_obj(struct etnaviv_gem_object
> > *etnaviv_obj,
> > + struct vm_area_struct *vma)
> > +{
> > + return -EPER
> + regmap_write(sii902x->regmap, SI902X_INT_ENABLE,
> + SI902X_HOTPLUG_EVENT);
> +
> + ret = devm_request_threaded_irq(dev, client->irq, NULL,
> + sii902x_interrupt,
> + IRQF_ONESHOT, dev_name(dev),
> + sii902x);
> + if (ret)
> + return ret;
> + }
> +
> + sii902x->bridge.funcs = &sii902x_bridge_funcs;
> + sii902x->bridge.of_node = dev->of_node;
> + ret = drm_bridge_add(&sii902x->bridge);
> + if (ret) {
> + dev_err(dev, "Failed to add drm_bridge\n");
> + return ret;
> + }
> +
> + i2c_set_clientdata(client, sii902x);
> +
> + return 0;
> +}
> +
> +static int sii902x_remove(struct i2c_client *client)
> +
> +{
> + struct sii902x *sii902x = i2c_get_clientdata(client);
> +
> + drm_bridge_remove(&sii902x->bridge);
> +
> + return 0;
> +}
> +
> +#ifdef CONFIG_OF
> +static const struct of_device_id sii902x_dt_ids[] = {
> + { .compatible = "sil,sii9022", },
> + { }
> +};
> +MODULE_DEVICE_TABLE(of, sii902x_dt_ids);
> +#endif
> +
> +static const struct i2c_device_id sii902x_i2c_ids[] = {
> + { "sii9022", 0 },
> + { },
> +};
> +MODULE_DEVICE_TABLE(i2c, sii902x_i2c_ids);
> +
> +static struct i2c_driver sii902x_driver = {
> + .probe = sii902x_probe,
> + .remove = sii902x_remove,
> + .driver = {
> + .name = "sii902x",
> + .of_match_table = of_match_ptr(sii902x_dt_ids),
> + },
> + .id_table = sii902x_i2c_ids,
> +};
> +module_i2c_driver(sii902x_driver);
> +
> +MODULE_AUTHOR("Boris Brezillon ");
> +MODULE_DESCRIPTION("SIL902x RGB -> HDMI bridges");
> +MODULE_LICENSE("GPL");
> --
> 2.5.0
>
It looks fine otherwise.
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
-- next part --
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: not available
URL:
<https://lists.freedesktop.org/archives/dri-devel/attachments/20160502/1bef3b27/attachment-0001.sig>
1 - 100 of 138 matches
Mail list logo