https://bugs.freedesktop.org/show_bug.cgi?id=104825
Bug ID: 104825
Summary: [amdgpu] [drm:gfx_v8_0_hw_fini] *ERROR* KCQ disabled
failed (scratch(0xC040)=0x) when unbinding
Product: DRI
Version: XOrg git
Hardware:
https://bugs.freedesktop.org/show_bug.cgi?id=99353
--- Comment #22 from Bong Cosca ---
Created attachment 137014
--> https://bugs.freedesktop.org/attachment.cgi?id=137014=edit
umr -c
Here's the output generated from `umr -c` in case it provides anything useful.
Again I
On 01/26/2018 03:24 PM, Philippe CORNU wrote:
Hi Brian,
And a big thanks for your Tested-by
On 01/25/2018 11:47 PM, Brian Norris wrote:
On Thu, Jan 25, 2018 at 7:55 AM, Philippe Cornu wrote:
The "adjusted_mode" clock value (ie the real pixel clock) is more
accurate
https://bugs.freedesktop.org/show_bug.cgi?id=99353
--- Comment #21 from Bong Cosca ---
Created attachment 137013
--> https://bugs.freedesktop.org/attachment.cgi?id=137013=edit
glxgears -info
Thanks for responding, Michel. Here's the output of `glxgears -info` that I
Hi,
On 01/22/2018 06:20 PM, Kieran Bingham wrote:
The ADV7511 has four 256-byte maps that can be accessed via the main I²C
ports. Each map has it own I²C address and acts as a standard slave
device on the I²C bus.
Allow a device tree node to override the default addresses so that
address
On Mon, Jan 22, 2018 at 6:35 PM, Maxime Ripard
wrote:
> There was a typo in the width spelling of the (unused)
> SUN4I_BACKEND_IYUVLINEWITDTH_REG macro. Fix it.
>
> Signed-off-by: Maxime Ripard
Acked-by: Chen-Yu Tsai
https://bugs.freedesktop.org/show_bug.cgi?id=104819
--- Comment #1 from Robert Wahlstedt ---
Hi, There are two different drivers, a 64 bit driver and a 32 bit driver.
Please make sure you have the 32 bit one. This sounds like the 64 bit driver
has been downloaded.
On Mon, Jan 22, 2018 at 6:35 PM, Maxime Ripard
wrote:
> The sun4i_plane_desc structure was somehow indented to two tabulations
> instead of one as we shoud do. Fix that.
>
> Signed-off-by: Maxime Ripard
Acked-by: Chen-Yu Tsai
On Mon, Jan 22, 2018 at 6:35 PM, Maxime Ripard
wrote:
> The function supposed to update a plane's coordinates is called in both
> branches of our function. Let's move it out the if statement.
>
> Signed-off-by: Maxime Ripard
On Mon, Jan 22, 2018 at 6:35 PM, Maxime Ripard
wrote:
> The our plane state zpos value will be set only if there's an existing
^^^ extra word
Otherwise,
Acked-by: Chen-Yu Tsai
> state attached to the plane when creating the property.
>
>
https://bugzilla.kernel.org/show_bug.cgi?id=198603
Bug ID: 198603
Summary: [nouveau] Card overheating with HDMI → DVI output
plugged-in, WARNING in dmesg
Product: Drivers
Version: 2.5
Kernel Version: 4.14
Hardware: All
https://bugs.freedesktop.org/show_bug.cgi?id=101978
--- Comment #8 from Konstantin A. Lepikhov ---
I observe the same behavior with 17.3.3, maybe we should reassign to 17.3
version?
[lakostis@lks ~]$ glxinfo -B
name of display: :0.0
display: :0 screen: 0
direct
On Mon, Jan 22, 2018 at 6:35 PM, Maxime Ripard
wrote:
> Our various planes have a configurable zpos, that combined with the pipes
> allow to configure the composition.
>
> Since the interaction between the pipes, zpos and alphas framebuffers are
https://bugs.freedesktop.org/show_bug.cgi?id=103370
--- Comment #44 from Shih-Yuan Lee ---
I tried max_sclk = 5 and max_mclk = 6 on Ubuntu-4.4.0-112.135, but I
can still reduplicate the GPU lock up issue.
It can pass the first run of `seq 100 | while read i; do
On Mon, Jan 22, 2018 at 6:35 PM, Maxime Ripard
wrote:
> Due to the way the composition is done in hardware, we can only have a
> single alpha-enabled plane active at a time, placed in the second (highest
> priority) pipe.
>
> Make sure of that in our atomic_check
On Mon, Jan 22, 2018 at 6:35 PM, Maxime Ripard
wrote:
> In order to support normalized zpos, we need to call
> drm_atomic_normalize_zpos in our driver's drm_mode_config_funcs'
> atomic_check.
>
> Let's duplicate the definition of drm_atomic_helper_check for now.
https://bugzilla.kernel.org/show_bug.cgi?id=198123
--- Comment #25 from Deposite Pirate (dpir...@metalpunks.info) ---
I've recompiled attachment 273575 [details] on top of
b8e2b0199cc377617dc238f5106352c06dcd3fa2 and it doesn't fix the problem either.
Earlier I had compiled this same patch on top
https://bugs.freedesktop.org/show_bug.cgi?id=104806
--- Comment #7 from Mike Lothian ---
Hopefully sorted in rc3 then
--
You are receiving this mail because:
You are the assignee for the bug.___
dri-devel mailing list
On Mon, Jan 22, 2018 at 6:35 PM, Maxime Ripard
wrote:
> Now that we have everything in place, we can make zpos configurable now.
> Change the zpos property from an immutable one to a regular.
>
> Signed-off-by: Maxime Ripard
On Mon, Jan 22, 2018 at 6:35 PM, Maxime Ripard
wrote:
> Since we now have a way to enforce the zpos, check for the number of alpha
> planes, the only missing part is to assign our pipe automatically instead
> of hardcoding it.
>
> The algorithm is quite simple,
https://bugs.freedesktop.org/show_bug.cgi?id=104624
--- Comment #2 from Vedran Miletić ---
(In reply to Harry Wentland from comment #1)
> (In reply to Vedran Miletić from comment #0)
> > This is a regression, DOOM used to work.
>
> Are you able to bisect?
Possibly. Which
https://bugs.freedesktop.org/show_bug.cgi?id=104193
--- Comment #4 from Shmerl ---
Created attachment 137009
--> https://bugs.freedesktop.org/attachment.cgi?id=137009=edit
GALLIUM_DDEBUG dumps during the GPU freeze
I run TW3 with GALLIUM_DDEBUG=1 (10 second delay for
https://bugs.freedesktop.org/show_bug.cgi?id=104806
--- Comment #6 from Fireball ---
looks good.
--
You are receiving this mail because:
You are the assignee for the bug.___
dri-devel mailing list
https://bugs.freedesktop.org/show_bug.cgi?id=104806
--- Comment #5 from Mike Lothian ---
Out of interest does the issue show up if you use the ebuild? If that
still shows issues try bisecting the problem
--
You are receiving this mail because:
You are the assignee for
https://bugs.freedesktop.org/show_bug.cgi?id=104806
--- Comment #4 from Fireball ---
Well, after deleting the caches I couldn't get to the point where everything
crashes since SDDM only shows blank white screen and standard black X11 mouse
pointer instead of welcome screen.
No
https://bugs.freedesktop.org/show_bug.cgi?id=104281
--- Comment #8 from Carlo Caione ---
(In reply to Alex Deucher from comment #7)
> Does it work with drm-next-4.17-wip? There was a non-drm bug that broke S3
> in the kernel what was not fixed until rc6. amd-staging-drm-next
https://bugs.freedesktop.org/show_bug.cgi?id=104819
Bug ID: 104819
Summary: [libdrm build failure on 32 bit Ubuntu 16.04]
libdrm_macros.h:79:4: error: size of unnamed array is
negative
Product: Mesa
Version: git
https://bugs.freedesktop.org/show_bug.cgi?id=104082
--- Comment #10 from Ed Tomlinson ---
Happening mesa 17.3 Kernel 4.15-rc9 on RX480 (4G) too
143575.460499] perf: interrupt took too long (3928 > 3910), lowering
kernel.perf_event_max_sample_rate to 50700
[146927.696615] [drm]
On Mon, Jan 22, 2018 at 4:51 PM, Meghana Madhyastha
wrote:
> Add of_find_backlight, a helper function which is a generic version
> of tinydrm_of_find_backlight that can be used by other drivers to avoid
> repetition of code and simplify things.
> +struct
Am 27.01.2018 um 15:28 schrieb Julia Lawall:
Check the variable that was most recently initialized.
The semantic match that finds this problem is as follows:
(http://coccinelle.lip6.fr/)
//
@@
expression x, y, f, g, e, m;
statement S1,S2,S3,S4;
@@
x = f(...);
if (\(<+...x...+>\\)) S1 else S2
Add documentation for sysfs interface of Texas Instruments lp855x
backlight driver by reading code and looking through git commit logs.
Signed-off-by: Aishwarya Pant
---
.../ABI/testing/sysfs-class-backlight-lp855x | 19 +++
1 file changed, 19
Il 26/01/2018 16:55, Giulio Benetti ha scritto:
Hi,
Il 26/01/2018 15:56, Maxime Ripard ha scritto:
On Thu, Jan 25, 2018 at 05:50:18PM +0100, Giulio Benetti wrote:
On Sat, Jan 20, 2018 at 07:50:21PM +0100, Giulio Benetti wrote:
On previous handling, if specified DRM_MODE_FLAG_N*SYNC,
it was
From: "Kristian H. Kristensen"
To improve PSR exit latency, we speculatively start exiting when we
receive input events. Occasionally, this may lead to false positives,
but most of the time we get a head start on coming out of PSR. Depending
on how userspace takes to
On 01/25/2018 06:58 PM, Stephen Rothwell wrote:
> Hi all,
>
> Changes since 20180119:
>
on x86_64:
drivers/gpu/drm/i915/intel_panel.o: In function
`intel_backlight_device_register':
intel_panel.c:(.text+0x28d4): undefined reference to `backlight_device_register'
From: zain wang
If we failed disable psr, it would hang the display until next psr
cycle coming. So we should restore psr->state when it failed.
Cc: Tomasz Figa
Signed-off-by: zain wang
Signed-off-by: Douglas Anderson
From: zain wang
The STRM_VALID bit in register ANALOGIX_DP_SYS_CTL_3 may be unstable,
so we may hit the error log "Timeout of video streamclk ok" since
checked this unstable bit.
In fact, we can go continue and the streamclk is ok if we wait enough time,
it does no effect on
From: Tomasz Figa
It looks like the driver subsystem detaches devices from power domains
at shutdown without consent of the drivers. This means that we might have
our power domain turned off behind our back and the only way to avoid
problems is to stop doing any hardware
Add documentation for sysfs interface of adp8860 series backlight
devices by reading through code and git commits.
Signed-off-by: Aishwarya Pant
---
.../ABI/testing/sysfs-class-backlight-adp8860 | 54 ++
1 file changed, 54 insertions(+)
create mode
From: zain wang
When we enable bridge failed, we have to retry it, otherwise we would get
the abnormal display.
Cc: Stéphane Marchesin
Signed-off-by: zain wang
Signed-off-by: Sean Paul
Signed-off-by:
From: Lin Huang
We need to enable video before analogix_dp_is_video_stream_on(), so
we can get the right video stream status.
Cc: 征增 王
Cc: Stéphane Marchesin
Signed-off-by: Lin Huang
Signed-off-by: Sean Paul
On 26 January 2018 at 14:16, Thierry Escande
wrote:
> Hi,
>
> This patchset includes cleanups, improvements, and bug fixes for
> Rockchip DRM driver and PSR support.
>
> this patchset depends and needs to be applied on top of Rockchip rk3399
> eDP support [1].
>
>
Hi, Il 26 gen 2018 4:55 PM, Giulio Benetti ha scritto:Hi,
Il 26/01/2018 15:56, Maxime Ripard ha scritto:
> On Thu, Jan 25, 2018 at 05:50:18PM +0100, Giulio Benetti wrote:
>>> On Sat, Jan 20, 2018 at 07:50:21PM +0100, Giulio Benetti wrote:
On
On 01/26/2018 01:48 AM, Lee Jones wrote:
> On Wed, 24 Jan 2018, Meghana Madhyastha wrote:
>
>> Add of_find_backlight, a helper function which is a generic version
>> of tinydrm_of_find_backlight that can be used by other drivers to avoid
>> repetition of code and simplify things.
>>
>> Acked-by:
Well fixing the return of wrong values in this function is reasonable by
any means, of course not reading the mem in the first place would be
nice, but deciding this is imho not in the scope of a temp_get function
but somewhere in the code calling temp_get.
On 1/26/18 3:03 PM, Karol Herbst
From: Tomasz Figa
Currently PSR flush is triggered from CRTC's .atomic_begin() callback,
which is executed after modeset disables and enables and before plane
updates are committed. Since PSR flush and re-enable can be triggered
asynchronously by external sources (input
From: Tomasz Figa
It is not used anymore after last changes and it was not even correct to
begin with as it assumed a 1:1 relation between a CRTC and encoder,
while in fact a CRTC can be attached to multiple encoders.
Signed-off-by: Tomasz Figa
From: Mark Yao
Some encoder have a crc verification check, crc check fail if
input and output data is not equal.
That means encoder input and output need use same color depth,
vop can output 10bit data to encoder, but some panel only support
8bit depth, that would make
From: Tomasz Figa
Currently both rockchip_drm_psr_activate() and _deactivate() only set the
boolean "active" flag without actually making sure that hardware state
complies with it.
Since we are going to extend the usage of this API to properly lock PSR
for the duration of
Patchset contains documentation of the sysfs interfaces for the
following five backlight drivers-
1) lp8788
2) lp855x
3) lm3639
4) adp5520
5) adp8860
It was compiled from data sheets, reading code and git history logs.
Aishwarya Pant (5):
backlight: lp8788: document sysfs attributes
From: zain wang
It's too early to detect fast link training, if other step after it
failed, we will set fast_link flag to 1, and retry set_bridge again. In
this case we will power down and power up panel power supply, and we
will do fast link training since we have set
From: Douglas Anderson
The code in analogix_dp_transfer() that was supposed to print out:
AUX CH error happened
Was actually dead code. That's because the previous check (whether
the interrupt status indicated any errors) would have hit for all
errors anyway.
Let's
Hi,
Il 26/01/2018 15:56, Maxime Ripard ha scritto:
On Thu, Jan 25, 2018 at 05:50:18PM +0100, Giulio Benetti wrote:
On Sat, Jan 20, 2018 at 07:50:21PM +0100, Giulio Benetti wrote:
On previous handling, if specified DRM_MODE_FLAG_N*SYNC,
it was ignored,
because only PHSYNC and PVSYNC were taken
From: Douglas Anderson
The comments in analogix_dp_init_aux() claim that we're disabling aux
channel retries, but then right below it for Rockchip it sets them to
3. If we actually need 3 retries for Rockchip then we could adjust
the comment, but it seems more likely that
From: Sean Paul
Instead of using timer and spinlocks, use delayed_work and
mutexes for rockchip psr. This allows us to make blocking
calls when enabling/disabling psr (which is sort of important
given we're talking over dpcd to the display).
Cc: Caesar Wang
Add documentation for sysfs interface of adp5520/adp5501 analog devices
backlight driver by reading code and looking through git commit logs.
Signed-off-by: Aishwarya Pant
---
.../ABI/testing/sysfs-class-backlight-adp5520 | 31 ++
1 file changed, 31
From: zain wang
The bridge does not need to be powered in analogix_dp_bind(), so
remove the calls to pm_runtime_get()/phy_power_on()/analogix_dp_init_dp()
as well as their power-off counterparts.
Cc: Stéphane Marchesin
Signed-off-by: zain wang
From: zain wang
There are some different bits between Rockchip and Exynos in register
"AUX_PD". This patch fixes the incorrect operations about it.
Cc: Douglas Anderson
Signed-off-by: zain wang
Signed-off-by: Sean Paul
From: zain wang
There is a race between AUX CH bring-up and enabling bridge which will
cause link training to fail. To avoid hitting it, don't change psr state
while enabling the bridge.
Cc: Tomeu Vizoso
Cc: Sean Paul
From: Tomasz Figa
If we change the state first and reschedule later, we might have the
work executed according to previous scheduled time and end up with PSR
re-enabled instantly. Let's cancel the work before changing the state.
While at it, consolidate psr_disable_handler()
From: zain wang
We would meet a short black screen when exit PSR with the full link
training, In this case, we should use fast link train instead of full
link training.
Signed-off-by: zain wang
Signed-off-by: Sean Paul
From: Douglas Anderson
Some of the platform-specific stuff in rockchip_dp_poweron() needs to
happen before the generic code. Some needs to happen after. Let's
split the callback in two.
Specifically we can't start doing PSR work until _after_ the whole
controller is up,
From: zain wang
We currently wait for the panel to mirror our intended PSR state
before continuing on both PSR enter and PSR exit. This is really
only important to do when we're entering PSR, since we want to
be sure the last frame we pushed is being served from the panel's
From: zain wang
Enhanced mode is required by the eDP 1.2 specification, and not doing it
early could result in a period of time where we have a link transmitting
idle packets without it. Since there is no reason to disable it, we just
enable it at the beginning of link
From: Tomasz Figa
This patch removes unused fields from vop structure.
Signed-off-by: Tomasz Figa
Signed-off-by: Sean Paul
Signed-off-by: Thierry Escande
---
From: zain wang
Panel would reset its setting when it powers down. It would forget the last
succeeded link training setting. So we can't use the last successful link
training setting to do fast link training. Let's reset fast_train_enable in
analogix_dp_bridge_disable();
From: Lin Huang
When panel is shut down, we should make sure edp can be disabled to avoid
undefined behavior.
Cc: Stéphane Marchesin
Signed-off-by: Lin Huang
Signed-off-by: zain wang
Signed-off-by: Sean Paul
From: zain wang
Add a lock to vop to avoid disabling the crtc while waiting for a line
flag while enabling psr. If we disable in the middle of waiting for the
line flag, we'll end up timing out or worse.
Signed-off-by: zain wang
Signed-off-by: Sean
From: Yakir Yang
Make sure the request PSR state takes effect in analogix_dp_send_psr_spd()
function, or print the sink PSR error state if we failed to apply the
requested PSR setting.
Cc: 征增 王
Cc: Stéphane Marchesin
Add documentation for sysfs interfaces of lp8788 backlight driver by
looking through the code and the git commit history.
Signed-off-by: Aishwarya Pant
---
Documentation/ABI/testing/sysfs-class-backlight-lp8788 | 10 ++
1 file changed, 10 insertions(+)
create mode
Add documentation for sysfs interfaces of Texas Instruments lm3639
backlight + flash led driver chip by looking through git commits and
reading code.
Signed-off-by: Aishwarya Pant
---
Documentation/ABI/testing/sysfs-class-backlight-lm3639 | 13 +
1 file changed,
From: Lin Huang
There was a 1ms delay to detect the hpd signal, which is too short to
detect a short pulse. This patch extends this delay to 100ms.
Cc: Stéphane Marchesin
Cc: 征增 王
Signed-off-by: Lin Huang
From: zain wang
According to DP spec v1.3 chap 3.5.1.2 Link Training, Link Policy Maker
must first detect that the HPD signal is asserted high by the Downstream
Device before establishing a link with it.
Cc: Stéphane Marchesin
Signed-off-by: zain wang
From: Lin Huang
AUX errors are caused by many different reasons. We may not know what
happened in aux channel on failure, so let's reset aux channel if some
errors occurred.
Cc: 征增 王
Cc: Douglas Anderson
Signed-off-by: Lin Huang
From: Douglas Anderson
The current user of the analogix power_off is "analogix_dp-rockchip".
That driver does this:
- deactivate PSR
- turn off a clock
Both of these things (especially deactive PSR) should be done before
we turn the PHY power off and turn off analog
From: zain wang
Register ANALOGIX_DP_FUNC_EN_1(offset 0x18), Rockchip is different to
Exynos:
on Exynos edp phy,
BIT 7 MASTER_VID_FUNC_EN_N
BIT 6 reserved
BIT 5 SLAVE_VID_FUNC_EN_N
on Rockchip edp phy,
BIT 7 reserved
BIT 6
Not sure if i understand completely what you intend to say here, with
this we prevent hwmon from reporting utterly wrong temperature values
returning an error (we could return -EBUSY or somehting instead,
granted), yet if the device is shadowed, getting a sane temp value out
of is seems
From: Lin Huang
We need to check the dpcd write/read return value to see whether the
write/read was successful
Cc: Kristian H. Kristensen
Signed-off-by: Lin Huang
Signed-off-by: zain wang
Signed-off-by:
From: Tomasz Figa
Driver callbacks, such as system suspend or resume can be called any
time, specifically they can be called before the component bind
callback. Let's use dp->adp pointer as a safeguard and skip calling
Analogix entry points if it is an ERR_PTR().
From: Ørjan Eide
When mapping external DMA-bufs through the PRIME mmap call, we might be
given an offset which has to be respected. However for the internal DRM
GEM mmap path, we have to ignore the fake mmap offset used to identify
the buffer only. Currently the code always
From: Tomasz Figa
The first time after we call rockchip_drm_do_flush() after
rockchip_drm_psr_register(), we go from PSR_DISABLE to PSR_FLUSH. The
difference between PSR_DISABLE and PSR_FLUSH is whether or not we have a
delayed work pending - PSR is off in either state.
From: zain wang
There's a race between when bridge_disable and when vop_crtc_disable
are called. If the flush timer triggers a new psr work between these,
we will operate eDP without power shutdowned by bridge_disable. In this
case, moving activate/deactivate to
From: Sean Paul
Change the mode for Sharp lq123p1jx31 panel to something more
rockchip-friendly such that we can use the fixed PLLs to
generate the pixel clock
Cc: Chris Zhong
Cc: Stéphane Marchesin
Signed-off-by: Sean Paul
From: Sean Paul
Now that the spinlocks and timers are gone, we can remove the psr
worker located in rockchip's analogix driver and do the enable/disable
directly. This should simplify the code and remove races on disable.
Cc: 征增 王
Cc: Stéphane
Hi,
This patchset includes cleanups, improvements, and bug fixes for
Rockchip DRM driver and PSR support.
this patchset depends and needs to be applied on top of Rockchip rk3399
eDP support [1].
[1] https://lkml.org/lkml/2018/1/10/682
Regards,
Thierry
Changes in v2:
- A few patches have been
https://bugs.freedesktop.org/show_bug.cgi?id=103736
--- Comment #7 from Lennart Sauerbeck ---
Created attachment 137006
--> https://bugs.freedesktop.org/attachment.cgi?id=137006=edit
Errors while playing CS:GO, crash and reboot after opening VLC
Another crash
https://bugs.freedesktop.org/show_bug.cgi?id=103736
--- Comment #6 from Lennart Sauerbeck ---
Created attachment 137005
--> https://bugs.freedesktop.org/attachment.cgi?id=137005=edit
Crash while playing Counter-Strike: Global Offensive
I think I'm running into
86 matches
Mail list logo