Hi Leonard,
On Lu, 2019-08-26 at 19:19 +, Leonard Crestez wrote:
> On 26.08.2019 17:35, Stefan Agner wrote:
> >
> > On 2019-08-26 14:05, Guido Günther wrote:
> > >
> > > Hi,
> > > On Wed, Aug 21, 2019 at 01:15:40PM +0300, Robert Chiras wrote:
> > > >
> > > > This patch-set improves the use
On 28/08/2019 01:51, Andrey Smirnov wrote:
The whole point of a
driver is to avoid needing detailed knowledge of the device's internals
in userspace.
You won't avoid needing detailed knowledge of the device's internals
if you don't have a priori knowledge in the form of a agreed upon/well
kno
https://bugzilla.kernel.org/show_bug.cgi?id=203781
sehell...@gmail.com changed:
What|Removed |Added
Kernel Version|5.2.0-rc2, 5.1.x|5.3-rc6, 5.2.x, 5.1.x
--
You are r
https://bugs.freedesktop.org/show_bug.cgi?id=111494
--- Comment #3 from Diego Viola ---
Looks like this is a Firefox bug, I can reproduce it with the current stable
version: 68.0.2-1 and also with firefox-developer-edition 69.0b16-1.
I can't reproduce it with the previous stable version: 67.0.4.
https://bugzilla.kernel.org/show_bug.cgi?id=204227
--- Comment #9 from tones...@hotmail.com ---
(In reply to tones111 from comment #8)
> I applied this to 5.2.10 and I'm still seeing artifacts.
Sorry, I realized that statement doesn't give much context to work with. My
system has an R5 2500U. l
On 8/24/19 4:03 PM, a...@linux-foundation.org wrote:
> The mm-of-the-moment snapshot 2019-08-24-16-02 has been uploaded to
>
>http://www.ozlabs.org/~akpm/mmotm/
>
> mmotm-readme.txt says
>
> README for mm-of-the-moment:
>
> http://www.ozlabs.org/~akpm/mmotm/
>
> This is a snapshot of my -m
https://bugs.freedesktop.org/show_bug.cgi?id=110381
--- Comment #10 from jamespharve...@gmail.com ---
Also occurred on 5.2.1.
05:00.0 VGA compatible controller [0300]: Advanced Micro Devices, Inc.
[AMD/ATI] Vega 10 XL/XT [Radeon RX Vega 56/64] [1002:687f] (rev c1) (prog-if 00
[VGA controller])
https://bugzilla.kernel.org/show_bug.cgi?id=204227
--- Comment #8 from tones...@hotmail.com ---
I applied this to 5.2.10 and I'm still seeing artifacts.
--
You are receiving this mail because:
You are watching the assignee of the bug.
___
dri-devel mai
Hi! So, I don't have access to the DP 1.3 spec or anything later than 1.3.
However, I'm fairly sure this is very much againt spec since there's no way
for us to determine the available PBN otherwise...
Honestly though, being against spec might not surprise me here.
I kinda want to look into this m
From: Wei Hu Sent: Tuesday, August 27, 2019 4:25 AM
>
> Without deferred IO support, hyperv_fb driver informs the host to refresh
> the entire guest frame buffer at fixed rate, e.g. at 20Hz, no matter there
> is screen update or not. This patch supports deferred IO for screens in
> graphics mode
https://bugzilla.kernel.org/show_bug.cgi?id=203781
--- Comment #5 from ReddestDream (reddestdr...@gmail.com) ---
Still not fixed on 5.3-rc6.
--
You are receiving this mail because:
You are watching the assignee of the bug.
___
dri-devel mailing list
dr
https://bugs.freedesktop.org/show_bug.cgi?id=108194
--- Comment #9 from Timothy Arceri ---
Do you think you can test git master now that this fix [1] has landed?
[1]
https://cgit.freedesktop.org/mesa/mesa/commit/?id=360cf3c4b05679709574ef4d20b5097b0fd0be82
--
You are receiving this mail becaus
From: Wei Hu Sent: Tuesday, August 27, 2019 4:09 AM
>
> Beginning from Windows 10 RS5+, VM screen resolution is obtained from host.
> The "video=hyperv_fb" boot time option is not needed, but still can be
> used to overwrite what the host specifies. The VM resolution on the host
> could be set by
On Mon, Aug 26, 2019 at 10:14:20PM +0200, Daniel Vetter wrote:
> Hi all,
>
> Next round. Changes:
>
> - I kept the two lockdep annotations patches since when I rebased this
> before retesting linux-next didn't yet have them. Otherwise unchanged
> except for a trivial conflict.
>
> - Ack from
> diff --git a/include/linux/kernel.h b/include/linux/kernel.h
> index 4fa360a13c1e..82f84cfe372f 100644
> +++ b/include/linux/kernel.h
> @@ -217,7 +217,9 @@ extern void __cant_sleep(const char *file, int line, int
> preempt_offset);
> * might_sleep - annotation for functions that can sleep
>
https://bugs.freedesktop.org/show_bug.cgi?id=111482
--- Comment #4 from Robert ---
I guess it's also not of interest but if I pull the DisplayPort cable and pull
it in again I get this error via "dmesg" (this happens every time I do this):
"""
[Wed Aug 28 00:12:08 2019] [ cut here ]-
From: Rob Clark
In addition, moving to kms->flush_commit() lets us drop the only user
of kms->commit().
Signed-off-by: Rob Clark
---
drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c| 13 --
drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 7 ++--
drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.h | 5
https://bugs.freedesktop.org/show_bug.cgi?id=110674
--- Comment #122 from ReddestDream ---
Tested 5.3-rc6. Still has the same issues. Only it's maybe actually worse
because I lose display completely when I use amdgpu.dpm=2 w/Radeon VII
multimonitor on 5.3-rc6, whereas on 5.2.9 I just got same/sim
From: Rob Clark
Now that flush/wait/complete is decoupled from the "synchronous" part of
atomic commit_tail(), add support to defer flush to a timer that expires
shortly before vblank for async commits. In this way, multiple atomic
commits (for example, cursor updates) can be coalesced into a si
From: Rob Clark
With atomic commit, ->prepare_commit() and ->complete_commit() may not
be evenly balanced (although ->complete_commit() will complete each
crtc that had been previously prepared). So these will no longer be
a good place to enable/disable clocks needed for hw access.
Signed-off-b
From: Rob Clark
Add ->flush_commit(crtc_mask). Currently a no-op, but kms backends
should migrate writing flush registers to this hook, so we can decouple
pushing updates to hardware, and flushing the updates.
Once we add async commit support, the hw updates will be pushed down to
the hw synchr
From: Rob Clark
Prep work for async commits, in which case this will be called after we
no longer have the atomic state object.
This drops some wait_for_vblanks(), but those should be unnecessary, as
we call this after waiting for flush to complete.
Signed-off-by: Rob Clark
---
drivers/gpu/dr
From: Rob Clark
First step in re-working the atomic related internal API to prepare for
async updates pending.. ->wait_flush() is intended to block until there
is no in-progress flush.
A crtc_mask is used, rather than an atomic state object, as this will
later be used for async flush after the a
From: Rob Clark
Previously the callback was called from whoever called wait_for_vblank(),
but that isn't a great plan when wait_for_vblank() stops getting called,
and results in frame_done_timer expiring.
Signed-off-by: Rob Clark
---
drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c | 7 +-
.
From: Rob Clark
Just waiting for next vblank isn't ideal.. we should really be looking
at the hw FLUSH register value to know if there is still an in-progress
flush without stalling unnecessarily when there is no pending flush.
Signed-off-by: Rob Clark
---
.../drm/msm/disp/dpu1/dpu_encoder_phy
From: Rob Clark
It attempted to avoid fps drops in the presence of cursor updates. But
it is racing, and can result in hw updates after flush before vblank,
which leads to underruns.
Signed-off-by: Rob Clark
---
drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c| 41 ++---
drivers/g
From: Rob Clark
Currently the dpu backend attempts to handle async commits. But it
is racey and could result in flushing multiple times in a frame, or
modifying hw state (such as scanout address or cursor position) after
the previous flush, but before vblank, causing underflows (which
manifest a
https://bugs.freedesktop.org/show_bug.cgi?id=111414
--- Comment #6 from Dieter Nützel ---
(gdb) bt full
#0 0x7f2ec9e5ddd1 in raise () from /lib64/libc.so.6
No symbol table info available.
#1 0x7f2ec9e47549 in abort () from /lib64/libc.so.6
No symbol table info available.
#2 0x7f2ec
From: Rob Clark
The extra line-break in traces was annoying me.
Signed-off-by: Rob Clark
---
drivers/gpu/drm/msm/disp/dpu1/dpu_trace.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_trace.h
b/drivers/gpu/drm/msm/disp/dpu1/dpu_trace.h
inde
From: Sean Paul
The PBN is calculated by the DP helpers during atomic check using the
adjusted mode. In some cases, the EDID may contain modes which are not
possible given the available PBN. One such example of this is if you
downgrade the DP version of a 4k display from 1.2 to 1.1. The EDID woul
>
> On 2019-08-27 at 20:03:21 +0530, Winkler, Tomas wrote:
> > > On gen12+ platforms, HDCP HW is associated to the transcoder.
> > > Hence on every modeset update associated transcoder into the
> > > intel_hdcp of the port.
> > >
> > > v2:
> > > s/trans/cpu_transcoder [Jani]
> > > v3:
> > > c
On Sun, Aug 25, 2019 at 03:51:42PM +0200, Jacopo Mondi wrote:
> Document the newly added 'cmms' property which accepts a list of phandle
> and channel index pairs that point to the CMM units available for each
> Display Unit output video channel.
>
> Signed-off-by: Jacopo Mondi
> Reviewed-by: Lau
On 8/27/19 11:41 AM, Jason Gunthorpe wrote:
On Fri, Aug 23, 2019 at 03:17:53PM -0700, Ralph Campbell wrote:
Signed-off-by: Ralph Campbell
mm/hmm.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/mm/hmm.c b/mm/hmm.c
index 29371485fe94..4882b83aeccb 100644
+++ b/mm/hmm.c
@@ -292,6 +29
On Thu, 22 Aug 2019 10:11:34 +0800, Wen He wrote:
> Add optional property node 'arm,malidp-arqos-value' for the Mali DP500.
> This property describe the ARQoS levels of DP500's QoS signaling.
>
> Signed-off-by: Wen He
> ---
> Documentation/devicetree/bindings/display/arm,malidp.txt | 3 +++
> 1
On Mon, Aug 19, 2019 at 3:27 PM John Stultz wrote:
> On Thu, Jun 27, 2019 at 8:18 AM Matt Redfearn
> wrote:
> >
> > In contrast to all of the DSI panel drivers in drivers/gpu/drm/panel
> > which attach to the DSI host via mipi_dsi_attach() at probe time, the
> > ADV7533 bridge device does not. I
On Tue, Aug 27, 2019 at 09:19:03PM +0200, Thomas Hellström (VMware) wrote:
> It should be correct. The flags VMWARE_HYPERVISOR_HB and
> VMWARE_HYPERVISOR_OUT are only valid for the vmcall / vmmcall versions.
>
> For the legacy version, the direction is toggled by the instruction (in vs
> out) and
On 8/27/19 5:44 PM, Borislav Petkov wrote:
On Fri, Aug 23, 2019 at 10:13:14AM +0200, Thomas Hellström (VMware) wrote:
+/*
+ * The high bandwidth out call. The low word of edx is presumed to have the
+ * HB and OUT bits set.
+ */
+#define VMWARE_HYPERCALL_HB_OUT
Neil Armstrong writes:
> This serie adds the resume/suspend hooks in the Amlogic Meson VPU main driver
> and the DW-HDMI Glue driver to correctly save state and disable HW before
> suspend, and succesfully re-init the HW to recover functionnal display
> after resume.
>
> This serie has been teste
https://bugs.freedesktop.org/show_bug.cgi?id=111492
--- Comment #2 from Alex Deucher ---
For display audio on SI, your best bet is to use radeon. The SI support in
amdgpu is experimental.
--
You are receiving this mail because:
You are the assignee for the bug._
https://bugzilla.kernel.org/show_bug.cgi?id=204227
--- Comment #7 from Alex Deucher (alexdeuc...@gmail.com) ---
yes.
--
You are receiving this mail because:
You are watching the assignee of the bug.
___
dri-devel mailing list
dri-devel@lists.freedeskto
https://bugs.freedesktop.org/show_bug.cgi?id=110865
--- Comment #28 from Dieter Nützel ---
I've tried solving the flicker with both fixes (sent by magist3r) from this bug
Bug 102646 - Screen flickering under amdgpu-experimental [buggy auto power
profile]
https://bugs.freedesktop.org/show_bug.cgi
https://bugs.freedesktop.org/show_bug.cgi?id=110865
--- Comment #27 from Dieter Nützel ---
This is going nuts...
Martins has
2 different displays (both 59.95Hz@1920x1200),
RX 480 and _very nice_ numbers (only 12.222 W), now
GFX Clocks and Power:
300 MHz (MCLK) <= !!
https://bugs.freedesktop.org/show_bug.cgi?id=110865
--- Comment #26 from Dieter Nützel ---
Created attachment 145180
--> https://bugs.freedesktop.org/attachment.cgi?id=145180&action=edit
xrandr -q
--
You are receiving this mail because:
You are the assignee for the bug.___
https://bugzilla.kernel.org/show_bug.cgi?id=204227
--- Comment #6 from Łukasz Żarnowiecki (luk...@zarnowiecki.pl) ---
(In reply to Alex Deucher from comment #5)
> This issue should be fixed with this patch:
> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/
> ?id=98f58ada
On Tue, Aug 27, 2019 at 1:33 PM Raul E Rangel wrote:
>
> dcn20_resource.c:2636:9: error: missing braces around initializer
> [-Werror=missing-braces]
> struct _vcs_dpi_voltage_scaling_st
> calculated_states[MAX_CLOCK_LIMIT_STATES] = {0};
> ^
>
> Fixes: 7ed4e6352c16f ("drm/amd/display:
On Wed, 21 Aug 2019 13:15:50 +0300, Robert Chiras wrote:
> Add new optional property 'max-memory-bandwidth', to limit the maximum
> bandwidth used by the MXSFB_DRM driver.
>
> Signed-off-by: Robert Chiras
> ---
> Documentation/devicetree/bindings/display/mxsfb.txt | 5 +
> 1 file changed, 5
Hi
Am 27.08.19 um 14:33 schrieb Chen, Rong A:
>
> Both patches have little impact on the performance from our side.
Thanks for testing. Too bad they doesn't solve the issue.
There's another patch attached. Could you please tests this as well?
Thanks a lot!
The patch comes from Daniel Vetter af
On Tue, Aug 27, 2019 at 12:49:17PM -0400, Lyude Paul wrote:
> On Tue, 2019-08-13 at 16:50 +0200, Daniel Vetter wrote:
> > On Wed, Jul 17, 2019 at 09:42:28PM -0400, Lyude Paul wrote:
> > > Unfortunately the DP MST helpers do not have much in the way of
> > > debugging utilities. So, let's add some!
On Tue, 2019-08-13 at 16:50 +0200, Daniel Vetter wrote:
> On Wed, Jul 17, 2019 at 09:42:28PM -0400, Lyude Paul wrote:
> > Unfortunately the DP MST helpers do not have much in the way of
> > debugging utilities. So, let's add some!
> >
> > This adds basic debugging output for down sideband requests
On Tue, Aug 13, 2019 at 1:25 AM Gerd Hoffmann wrote:
>
> Split virtqueue_kick() call into virtqueue_kick_prepare(), which
> requires serialization, and virtqueue_notify(), which does not. Move
> the virtqueue_notify() call out of the critical section protected by the
> queue lock. This avoids tr
On 27/08/2019 19:27, Daniel Vetter wrote:
On Mon, Aug 26, 2019 at 07:30:08AM +0300, Lionel Landwerlin wrote:
On 26/08/2019 00:01, Daniel Vetter wrote:
On Fri, Aug 23, 2019 at 8:53 PM Jason Ekstrand wrote:
On Thu, Aug 22, 2019 at 5:28 PM Lionel Landwerlin
wrote:
On 22/08/2019 21:24, Jason E
On Tue, Aug 27, 2019 at 11:58:23AM +0200, Neil Armstrong wrote:
> This serie adds the resume/suspend hooks in the Amlogic Meson VPU main driver
> and the DW-HDMI Glue driver to correctly save state and disable HW before
> suspend, and succesfully re-init the HW to recover functionnal display
> afte
On Tue, 2019-08-13 at 16:50 +0200, Daniel Vetter wrote:
> On Wed, Jul 17, 2019 at 09:42:28PM -0400, Lyude Paul wrote:
> > Unfortunately the DP MST helpers do not have much in the way of
> > debugging utilities. So, let's add some!
> >
> > This adds basic debugging output for down sideband requests
On Mon, Aug 26, 2019 at 10:21 PM Gerd Hoffmann wrote:
>
> On Mon, Aug 26, 2019 at 03:34:56PM -0700, Chia-I Wu wrote:
> > On Thu, Aug 22, 2019 at 2:47 AM Gerd Hoffmann wrote:
> > >
> > > Use drm_atomic_helper_check_plane_state()
> > > to sanity check the plane state.
> > >
> > > Signed-off-by: Ger
Hi Jacopo,
On Tue, Aug 27, 2019 at 04:44:21PM +0200, Jacopo Mondi wrote:
> On Tue, Aug 27, 2019 at 03:19:27AM +0300, Laurent Pinchart wrote:
> > On Tue, Aug 27, 2019 at 03:00:17AM +0300, Laurent Pinchart wrote:
> >> On Sun, Aug 25, 2019 at 03:51:53PM +0200, Jacopo Mondi wrote:
> >>> Update CMM set
On Mon, Aug 26, 2019 at 04:57:22PM +0200, Christian König wrote:
> This is the new dma_fence_array based container for shared fences in the
> dma_resv object.
>
> Advantage of this approach is that you can grab a reference to the
> current set of shared fences at any time, which allows us to drop
Hi Laurent,
On Tue, Aug 27, 2019 at 04:56:19PM +0200, Jacopo Mondi wrote:
> On Tue, Aug 27, 2019 at 03:24:22AM +0300, Laurent Pinchart wrote:
> > On Sun, Aug 25, 2019 at 03:51:48PM +0200, Jacopo Mondi wrote:
> > > Add a driver for the R-Car Display Unit Color Correction Module.
> > >
> > > In most
On Mon, Aug 26, 2019 at 07:30:08AM +0300, Lionel Landwerlin wrote:
> On 26/08/2019 00:01, Daniel Vetter wrote:
> > On Fri, Aug 23, 2019 at 8:53 PM Jason Ekstrand wrote:
> > >
> > > On Thu, Aug 22, 2019 at 5:28 PM Lionel Landwerlin
> > > wrote:
> > > > On 22/08/2019 21:24, Jason Ekstrand wrote:
On Wed, 14 Aug 2019 20:48:44 -0400, Brian Masney wrote:
> Add support for the analogix,anx7808, analogix,anx7812, and
> analogix,anx7818 variants.
>
> Signed-off-by: Brian Masney
> ---
> .../devicetree/bindings/display/bridge/anx7814.txt | 6 +-
> 1 file changed, 5 insertions(+), 1
On Mon, Aug 26, 2019 at 05:51:26PM -0400, Lyude Paul wrote:
> *sigh* finally have some time to go through these reviews
Hey it took me longer to start even reviewing this, and not even through
:-( than it took you to reply here. So no worries!
> jfyi: I realized after looking over this patch that
On Tue, Aug 27, 2019 at 04:56:19PM +0200, Jacopo Mondi wrote:
> Hi Laurent,
>
> On Tue, Aug 27, 2019 at 03:24:22AM +0300, Laurent Pinchart wrote:
> > Hi Jacopo,
> >
> > Thank you for the patch.
> >
> > On Sun, Aug 25, 2019 at 03:51:48PM +0200, Jacopo Mondi wrote:
> > > Add a driver for the R-Car Di
On Fri, Aug 23, 2019 at 10:13:14AM +0200, Thomas Hellström (VMware) wrote:
> +/*
> + * The high bandwidth out call. The low word of edx is presumed to have the
> + * HB and OUT bits set.
> + */
> +#define VMWARE_HYPERCALL_HB_OUT
> \
> + ALTERNATIVE_
On Tue, Aug 27, 2019 at 11:31 AM Randy Dunlap wrote:
>
> On 8/27/19 2:05 AM, Stephen Rothwell wrote:
> > Hi all,
> >
> > Changes since 20190826:
> >
>
> on i386:
>
> ../drivers/gpu/drm/amd/amdgpu/../display/dc/dcn20/dcn20_hwseq.c: In function
> ‘dcn20_hw_sequencer_construct’:
> ../drivers/gpu/drm
Le mardi 27 août 2019 à 16:14 +0200, Arnd Bergmann a écrit :
> On Thu, Aug 22, 2019 at 9:25 PM Scott Branden
> wrote:
> > Add Broadcom Valkyrie driver offload engine.
> > This driver interfaces to the Valkyrie PCIe offload engine to perform
> > should offload functions as video transcoding on mult
>> Add drm_dp_mst_dsc_aux_for_port. To enable DSC, the DSC_ENABLED
>> register might have to be written on the leaf port's DPCD,
>> its parent's DPCD, or the MST manager's DPCD. This function
>> finds the correct aux for the job.
>>
>> As part of this, add drm_dp_mst_is_virtual_dpcd. Virtual DPCD
>
https://bugs.freedesktop.org/show_bug.cgi?id=111494
--- Comment #2 from Diego Viola ---
I just found that I can reproduce this with my ThinkPad T450 (it has a
broadwell iGPU) and it happens with LLVMPIPE as well (LIBGL_ALWAYS_SOFTWARE=1).
So I guess it's not a radeonsi bug.
--
You are receivin
On Tue, Aug 27, 2019 at 3:29 AM Masahiro Yamada
wrote:
>
> Since commit 04d5e2765802 ("drm/amdgpu: Merge amdkfd into amdgpu"),
> drivers/gpu/drm/amd/amdkfd/Makefile does not contain any syntax that
> is understood by the build system.
>
> Signed-off-by: Masahiro Yamada
Applied. thanks!
Alex
>
Hi Alex,
There are callers in the same file "info_packet.c"
-Original Message-
From: Alex Deucher
Sent: August 27, 2019 10:20
To: Wentland, Harry
Cc: YueHaibing ; Wentland, Harry
; Li, Sun peng (Leo) ; Deucher,
Alexander ; Koenig, Christian
; Zhou, David(ChunMing) ;
airl...@linux.
Hi Laurent,
On Tue, Aug 27, 2019 at 03:24:22AM +0300, Laurent Pinchart wrote:
> Hi Jacopo,
>
> Thank you for the patch.
>
> On Sun, Aug 25, 2019 at 03:51:48PM +0200, Jacopo Mondi wrote:
> > Add a driver for the R-Car Display Unit Color Correction Module.
> >
> > In most of Gen3 SoCs, each DU outpu
On Tue, 27 Aug 2019, David Francis wrote:
> Add drm_dp_mst_dsc_aux_for_port. To enable DSC, the DSC_ENABLED
> register might have to be written on the leaf port's DPCD,
> its parent's DPCD, or the MST manager's DPCD. This function
> finds the correct aux for the job.
>
> As part of this, add drm_d
On 2019-08-27 at 20:03:21 +0530, Winkler, Tomas wrote:
> > On gen12+ platforms, HDCP HW is associated to the transcoder.
> > Hence on every modeset update associated transcoder into the intel_hdcp of
> > the port.
> >
> > v2:
> > s/trans/cpu_transcoder [Jani]
> > v3:
> > comment is added for f
HI Laurent,
On Tue, Aug 27, 2019 at 03:19:27AM +0300, Laurent Pinchart wrote:
> On Tue, Aug 27, 2019 at 03:00:17AM +0300, Laurent Pinchart wrote:
> > Hi Jacopo,
> >
> > Thank you for the patch.
> >
> > On Sun, Aug 25, 2019 at 03:51:53PM +0200, Jacopo Mondi wrote:
> > > Update CMM settings at in th
On 2019-08-27 at 20:07:04 +0530, Winkler, Tomas wrote:
>
> >
> > On 2019-08-27 at 19:49:19 +0530, Winkler, Tomas wrote:
> > > > For gen12+ platform we need to pass the transcoder info as part of
> > > > the port info into ME FW.
> > > >
> > > > This change fills the payload for ME FW from hdcp_po
>
> On 2019-08-27 at 19:49:19 +0530, Winkler, Tomas wrote:
> > > For gen12+ platform we need to pass the transcoder info as part of
> > > the port info into ME FW.
> > >
> > > This change fills the payload for ME FW from hdcp_port_data.
> > >
> > > Signed-off-by: Ramalingam C
> > > Acked-by: Jan
https://bugs.freedesktop.org/show_bug.cgi?id=110865
--- Comment #25 from Alex Deucher ---
The patches I posted only affect multiple monitors with identical timing. That
means identical modelines, not just the same resolution and refresh rate. In
practice this generally means you need to use ide
> On gen12+ platforms, HDCP HW is associated to the transcoder.
> Hence on every modeset update associated transcoder into the intel_hdcp of
> the port.
>
> v2:
> s/trans/cpu_transcoder [Jani]
> v3:
> comment is added for fw_ddi init for gen12+ [Shashank]
> only hdcp capable transcoder is tr
On 2019-08-27 at 19:49:19 +0530, Winkler, Tomas wrote:
> > For gen12+ platform we need to pass the transcoder info as part of the port
> > info into ME FW.
> >
> > This change fills the payload for ME FW from hdcp_port_data.
> >
> > Signed-off-by: Ramalingam C
> > Acked-by: Jani Nikula
> > Revi
On Tue, Aug 27, 2019 at 9:07 AM Kai-Heng Feng
wrote:
>
> Needs ATPX rather than _PR3 to really turn off the dGPU. This can save
> ~5W when dGPU is runtime-suspended.
>
> Signed-off-by: Kai-Heng Feng
Applied. thanks!
Alex
> ---
> drivers/gpu/drm/amd/amdgpu/amdgpu_atpx_handler.c | 1 +
> 1 fil
On Tue, Aug 27, 2019 at 10:01 AM Harry Wentland wrote:
>
> On 2019-08-27 3:09 a.m., YueHaibing wrote:
> > After commit a9f54ce3c603 ("drm/amd/display: Refactoring VTEM"),
> > there is no caller in tree.
> >
> > Reported-by: Hulk Robot Signed-off-by: YueHaibing
> >
>
> Reviewed-by: Harry Wentlan
On 2019-08-27 at 19:30:23 +0530, Winkler, Tomas wrote:
> >
> > I915 needs to send the index of the transcoder as per ME FW.
> >
> > To support this, define enum mei_fw_tc and add as a member into the struct
> > hdcp_port_data.
> >
> > v2:
> > Typo in commit msg is fixed [Shashank]
> >
> > Sig
> For gen12+ platform we need to pass the transcoder info as part of the port
> info into ME FW.
>
> This change fills the payload for ME FW from hdcp_port_data.
>
> Signed-off-by: Ramalingam C
> Acked-by: Jani Nikula
> Reviewed-by: Shashank Sharma
> ---
> drivers/misc/mei/hdcp/mei_hdcp.c | 1
On Thu, Aug 22, 2019 at 9:25 PM Scott Branden
wrote:
>
> Add Broadcom Valkyrie driver offload engine.
> This driver interfaces to the Valkyrie PCIe offload engine to perform
> should offload functions as video transcoding on multiple streams
> in parallel. Valkyrie device is booted from files loa
https://bugs.freedesktop.org/show_bug.cgi?id=111502
Ilia Mirkin changed:
What|Removed |Added
QA Contact||intel-gfx-bugs@lists.freede
This field on drm_dp_mst_branch was never filled
It is initialized to zero when the port is kzallocced.
When a port is added to the list, increment num_ports,
and when a port is removed from the list, decrement num_ports.
v2: remember to decrement on port removal
v3: don't explicitly init to 0
S
Instead of having drm_dp_dpcd_read/write and
drm_dp_mst_dpcd_read/write as entry points into the
aux code, have drm_dp_dpcd_read/write handle both.
This means that DRM drivers can make MST DPCD read/writes.
v2: Fix spacing
v3: Dump dpcd access on MST read/writes
Reviewed-by: Lyude Paul
Reviewed
Add drm_dp_mst_dsc_aux_for_port. To enable DSC, the DSC_ENABLED
register might have to be written on the leaf port's DPCD,
its parent's DPCD, or the MST manager's DPCD. This function
finds the correct aux for the job.
As part of this, add drm_dp_mst_is_virtual_dpcd. Virtual DPCD
is a DP feature ne
Synaptics DP1.4 hubs (BRANCH_ID 0x90CC24) do not
support virtual DPCD registers, but do support DSC.
The DSC caps can be read from the physical aux,
like in SST DSC. These hubs have many different
DEVICE_IDs. Add a new quirk to detect this case.
Cc: Lyude Paul
Cc: Jani Nikula
Cc: Harry Wentland
With DSC, bpp can be fractional in multiples of 1/16.
Change drm_dp_calc_pbn_mode to reflect this, adding a new
parameter bool dsc. When this parameter is true, treat the
bpp parameter as having units not of bits per pixel, but
1/16 of a bit per pixel
v2: Don't add separate function for this
Cc:
As of DP1.4, ENUM_PATH_RESOURCES returns a bit indicating
if FEC can be supported up to that point in the MST network.
The bit is the first byte of the ENUM_PATH_RESOURCES ack reply,
bottom-most bit (refer to section 2.11.9.4 of DP standard,
v1.4)
That value is needed for FEC and DSC support
Sto
Add necessary support for MST DSC.
(Display Stream Compression over Multi-Stream Transport)
Note that even though each of these patches has Reviewed-by,
this patchset is not ready for merge, because
a) The last two patches have been reviewed internally by
Wenjing Liu, but that review is only of th
On Mon, Aug 26, 2019 at 3:26 PM Andrzej Pietrasiewicz
wrote:
>
> Use the ddc pointer provided by the generic connector.
>
> Signed-off-by: Andrzej Pietrasiewicz
Acked-by: Alex Deucher
> ---
> drivers/gpu/drm/radeon/radeon_connectors.c | 143 +++--
> 1 file changed, 107 inserti
On 2019-08-26 3:25 p.m., Andrzej Pietrasiewicz wrote:
> Use the ddc pointer provided by the generic connector.
>
> Signed-off-by: Andrzej Pietrasiewicz
Reviewed-by: Harry Wentland
Harry
> ---
> drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 5 +++--
> 1 file changed, 3 insertions(+), 2
On 2019-08-27 3:09 a.m., YueHaibing wrote:
> After commit a9f54ce3c603 ("drm/amd/display: Refactoring VTEM"),
> there is no caller in tree.
>
> Reported-by: Hulk Robot Signed-off-by: YueHaibing
>
Reviewed-by: Harry Wentland
Harry
> ---
> .../drm/amd/display/modules/info_packet/info_packet.
>
> I915 needs to send the index of the transcoder as per ME FW.
>
> To support this, define enum mei_fw_tc and add as a member into the struct
> hdcp_port_data.
>
> v2:
> Typo in commit msg is fixed [Shashank]
>
> Signed-off-by: Ramalingam C
> Acked-by: Jani Nikula
> ---
> include/drm/i91
On Tue, 2019-08-27 at 15:20 +0200, Boris Brezillon wrote:
> On Tue, 27 Aug 2019 14:51:20 +0200
> Philipp Zabel wrote:
>
> > [...]
> > > > > I can do that if you like. Note that we are forwarding
> > > > > the ->output_bus_cfg.fmt value to the IPU DI, not ->input_bus_cfg.fmt.
> > > > > I just ass
Only files are that are modified in this year should be updated.
For example.
include/drm/i915_mei_hdcp_interface.h
- * Copyright © 2017-2018 Intel Corporation
+ * Copyright © 2017-2019 Intel Corporation
> -Original Message-
> From: C, Ramalingam
> Sent: Tuesday, August 27, 2019 16:23
On 2019-08-27 at 18:32:13 +0530, Winkler, Tomas wrote:
>
> > Enabling the HDCP1.4 and 2.2 on TGL by supporting the HW block movement
> > from DDI into transcoder.
>
> In some files needs to bump the copyright to 2019.
Tomas,
I am not aware when a copyright year needs to be bumped, as
copyrigh
On Tue, 27 Aug 2019 14:51:20 +0200
Philipp Zabel wrote:
> [...]
> > > > I can do that if you like. Note that we are forwarding
> > > > the ->output_bus_cfg.fmt value to the IPU DI, not ->input_bus_cfg.fmt.
> > > > I just assumed that input format wouldn't be used in the dummy bridge
> > > > elem
https://bugzilla.kernel.org/show_bug.cgi?id=204227
--- Comment #5 from Alex Deucher (alexdeuc...@gmail.com) ---
This issue should be fixed with this patch:
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=98f58ada2d37e68125c056f1fc005748251879c2
--
You are receiving
On Fri, Aug 23, 2019 at 10:13:14AM +0200, Thomas Hellström (VMware) wrote:
> From: Thomas Hellstrom
>
> The new header is intended to be used by drivers using the backdoor.
> Follow the kvm example using alternatives self-patching to
> choose between vmcall, vmmcall and io instructions.
>
> Also
1 - 100 of 198 matches
Mail list logo
