Hi. This is the MAILNARA program at "mail.asiaeconomy.co.kr".
I'm afraid I wasn't able to deliver your message to the following addresses.
This is a permanent error; I've given up. Sorry it didn't work out.
:
Sorry, no mailbox here by that name. (#5.1.1)
See the copy of the mail header and refer
Thanks for the reply Mitch. I knew that we had to use irqbalance with
APIC-based interrupts, but didn't know that held true in the MSI-X
world as well. Thanks for the info.
-richard
On Mar 10, 2009, at 10:07 AM, Williams, Mitch A wrote:
>> What I'm seeing: All of the interrupts are landing o
>What I'm seeing: All of the interrupts are landing on CPU0 and using
>up too much time for my liking. I'd like to spread the interrupts
>around some more, isn't this what having multiple queues is for? The
>userland irqbalance is disabled for now, as I thought the
>hardware and
>driver we
