I'm guessing based off that mark the bottom left pin is pin 1. The
datasheet isn't clear. Does anybody know for sure if thats pin 1?
attachment: sc70-6.png
___
geda-user mailing list
geda-user@moria.seul.org
It's hard to be sure from the picture, though my best guess matches
yours. If you want to be sure, take a look in the data sheet for the
package markings section. It will tell you what to look for.
Stephen
___
geda-user
I'm guessing based off that mark the bottom left pin is pin 1. The
datasheet isn't clear. Does anybody know for sure if thats pin 1?
Yes, bottom left is pin 1.
___
geda-user mailing list
geda-user@moria.seul.org
Have you got a part number for it? What's inside? You could use a DMM
to confirm, if you consider its internals. Your guess of bottom left
seems reasonable.
-CN
On Fri, Apr 1, 2011 at 4:13 AM, yamazakir2 [1]yamazak...@gmail.com
wrote:
I'm guessing based off that mark the
The datasheet is pretty ambiguous, take a look and let me know what
you guys think:
http://focus.ti.com/lit/ds/symlink/sn74lvc1g3157.pdf
On Fri, Apr 1, 2011 at 5:21 AM, Cullen Newsom cullennew...@gmail.com wrote:
Have you got a part number for it? What's inside? You could use a DMM
to
On Apr 2, 2011, at 12:35 AM, yamazakir2 yamazak...@gmail.com wrote:
The datasheet is pretty ambiguous, take a look and let me know what
you guys think:
http://focus.ti.com/lit/ds/symlink/sn74lvc1g3157.pdf
Page 1 and 18 show dip ordering.
And the index mark refers to the bar on the
If the lot marking is oriented so you can read it pin 1 should be
lower left but verify from the tape reel. Look at page 15 of
http://focus.ti.com/lit/an/szza021c/szza021c.pdf
The basic rules are (from page 15):
Component orientation in the carrier-tape pocket is governed by EIA-783,
which
Just fired up the board, the bottom left was in fact pin 1.
On Fri, Apr 1, 2011 at 10:12 AM, Joe Chisolm - Gmail
jchiso...@gmail.com wrote:
If the lot marking is oriented so you can read it pin 1 should be lower
left but verify from the tape reel. Look at page 15 of
Hey guys. I wrote a tool which exports and imports the properties from
a project to and to a csv file. The format is simular to that of the
bom2 format as it groups lines together which have similar data. This
way I could use oocalc to mass edit the attributes. Each component in
my design
Joshua wrote:
I wrote a tool which exports and imports the properties from
a project to and to a csv file. The format is simular to that of the
bom2 format as it groups lines together which have similar data. This
way I could use oocalc to mass edit the attributes.
This is great!
I
DJ Delorie wrote:
Note that PCB defaults to fully tented vias, which is what most people
want.
How would the minority go about to have vias non-tented by default? Can't
find a config option for this.
--)kaimartin(---
--
Kai-Martin Knaak tel:
How would the minority go about to have vias non-tented by default? Can't
find a config option for this.
No option, sorry.
There's two calls to CreateNewVia() in action.c you can edit, or edit
CreateNewVia() itself so that if a mask of zero is passed, compute
something else.
Peter Clifton wrote:
Could people please keep an eye on PCB's git HEAD and report any
rendering regressions...
Just compiled a fresh clone from gpleda.org. I will use it for my current
project. The major work will be done with pcb+gl, though. Transparency
makes routing of four layer boards
13 matches
Mail list logo
