It doesn't seem to be possible to have polygon clearance around an unplated
via (a via with the hole flag). As soon as the hole flag is enabled, any
clearance between the edge of the hole and the polygon it is sitting in
disappears. As a result, it's not possible to add mounting holes in a
PCB version: 20060822
So this was a bug that's been fixed in the CVS version?
cheers,
Justyn
On 22/02/07, DJ Delorie [EMAIL PROTECTED] wrote:
It doesn't seem to be possible to have polygon clearance around an
unplated via (a via with the hole flag).
What version of pcb? It seems to work
PCB version: 20060822
So this was a bug that's been fixed in the CVS version?
No, but the polygon code was completely rewritten since then. The new
version seems to do the right thing.
___
geda-user mailing list
geda-user@moria.seul.org
I have a related question: I can't seem to add polygon clearance to text
either. Is this intentional? I want to add some (copper) text to an area
covered by a polygon.
cheers,
Justyn
On 22/02/07, Justyn Butler [EMAIL PROTECTED] wrote:
Great, thanks.
On 22/02/07, DJ Delorie [EMAIL PROTECTED]
4 matches
Mail list logo