----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/2708/ -----------------------------------------------------------
Review request for Default. Repository: gem5 Description ------- Changeset 10786:57aa55404aac --------------------------- arm, dev: Add a NAND flash timing model This adds a NAND flash timing model. This model takes the number of planes into account and is ultimately intended to be used as a high-level performance model for any device using flash. To access the memory, use either readMemory or writeMemory. To make use of the model you will need an interface model such as UFSHostDevice, which is part of a separate patch. At the moment the flash device is part of the ARM device tree since the only use if the UFSHostDevice, and that in turn relies on the ARM GIC. Diffs ----- src/dev/arm/abstract_nvm.hh PRE-CREATION src/dev/arm/flash_device.hh PRE-CREATION src/dev/arm/flash_device.cc PRE-CREATION src/dev/arm/AbstractNVM.py PRE-CREATION src/dev/arm/FlashDevice.py PRE-CREATION src/dev/arm/SConscript 8a7285d6197e Diff: http://reviews.gem5.org/r/2708/diff/ Testing ------- Heavily used in our ISPASS'15 paper Thanks, Andreas Hansson _______________________________________________ gem5-dev mailing list gem5-dev@gem5.org http://m5sim.org/mailman/listinfo/gem5-dev