== Series Details ==
Series: series starting with [1/2] drm/dp: Read the tx msg state once after
checking for an event
URL : https://patchwork.freedesktop.org/series/24392/
State : success
== Summary ==
Series 24392v1 Series without cover letter
subject s/Wait/Wake/
D'oh
-Chris
--
Chris Wilson, Intel Open Source Technology Centre
___
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
On Sat, May 13, 2017 at 11:55:24AM +0100, Lionel Landwerlin wrote:
> On 13/05/17 11:08, Chris Wilson wrote:
> >On Thu, May 11, 2017 at 04:43:31PM +0100, Lionel Landwerlin wrote:
> >>From: Robert Bragg
> >>
> >>This change is pre-emptively aiming to avoid a potential cause of
On 13/05/17 10:45, Chris Wilson wrote:
On Thu, May 11, 2017 at 04:43:34PM +0100, Lionel Landwerlin wrote:
From: Chris Wilson
In the next patch, we will expose the ability to reconfigure the slices,
subslice and eu per context. To facilitate that, store the current
On 13/05/17 11:08, Chris Wilson wrote:
On Thu, May 11, 2017 at 04:43:31PM +0100, Lionel Landwerlin wrote:
From: Robert Bragg
This change is pre-emptively aiming to avoid a potential cause of kernel
logging noise in case some condition were to result in us seeing invalid
As we can have multiple tx in the queue, with individual waiters, make
sure that all are woken when any state changes (so that we are sure the
right owner of the txmsg is woken).
Signed-off-by: Chris Wilson
---
drivers/gpu/drm/drm_dp_mst_topology.c | 6 +++---
1 file
Both as an exercise to document that we are reading the state outside of
the appropriate mutex and to ensure that we only read the value once
before the multiple comparisons, use READ_ONCE.
Signed-off-by: Chris Wilson
---
drivers/gpu/drm/drm_dp_mst_topology.c | 8
On Thu, May 11, 2017 at 04:43:31PM +0100, Lionel Landwerlin wrote:
> From: Robert Bragg
>
> This change is pre-emptively aiming to avoid a potential cause of kernel
> logging noise in case some condition were to result in us seeing invalid
> OA reports.
>
> The workaround
== Series Details ==
Series: drm/i915: Fixup 64bit divides in timelines selftest
URL : https://patchwork.freedesktop.org/series/24390/
State : success
== Summary ==
Series 24390v1 drm/i915: Fixup 64bit divides in timelines selftest
On Thu, May 11, 2017 at 04:43:34PM +0100, Lionel Landwerlin wrote:
> From: Chris Wilson
>
> In the next patch, we will expose the ability to reconfigure the slices,
> subslice and eu per context. To facilitate that, store the current
> configuration on the context,
Some 64b divides snuck in when doing the prng timing compensation.
Fixes: 4797948071f6 ("drm/i915: Squash repeated awaits on the same fence")
Signed-off-by: Chris Wilson
Cc: Tvrtko Ursulin
Cc: Joonas Lahtinen
== Series Details ==
Series: drm/i915: Try harder to reset the GPU (rev2)
URL : https://patchwork.freedesktop.org/series/24387/
State : success
== Summary ==
Series 24387v2 drm/i915: Try harder to reset the GPU
https://patchwork.freedesktop.org/api/1.0/series/24387/revisions/2/mbox/
Repeat the reset a couple of times if at first we do not succeed.
Signed-off-by: Chris Wilson
---
drivers/gpu/drm/i915/intel_uncore.c | 44 +
1 file changed, 25 insertions(+), 19 deletions(-)
diff --git
Repeat the reset a couple of times if at first we do not succeed.
Signed-off-by: Chris Wilson
---
drivers/gpu/drm/i915/intel_uncore.c | 42 -
1 file changed, 23 insertions(+), 19 deletions(-)
diff --git
14 matches
Mail list logo