On Fri, Nov 10, 2017 at 07:08:42PM +, Lionel Landwerlin wrote:
> This name was added with the whitelisting of registers for building up OA
> configs. It is contained in a range gen8 whitelist :
>
>addr >= RPM_CONFIG0.reg && addr <= NOA_CONFIG(8).reg
>
> Hence why the name isn't used anywh
On Fri, Nov 10, 2017 at 07:08:40PM +, Lionel Landwerlin wrote:
> We can enable GT3 as well as GT2.
>
> Signed-off-by: Lionel Landwerlin
> Reviewed-by: Matthew Auld
Reviewed-by: Ewelina Musial
> ---
> drivers/gpu/drm/i915/Makefile | 3 +-
> drivers/gpu/drm/i915/i915_drv.h |
On Fri, Nov 10, 2017 at 07:08:39PM +, Lionel Landwerlin wrote:
> We were missing some registers and also can name one for which we only had
> the offset.
>
> Signed-off-by: Lionel Landwerlin
> Reviewed-by: Matthew Auld
> ---
> drivers/gpu/drm/i915/i915_perf.c | 3 ++-
> drivers/gpu/drm/i91
-ENXIO should be returned when operations are banned from changing
backing storage of objects without backing storage.
v4:
- update "Reviewed-by". (Joonas)
v3:
- separate this patch from "Introduce GEM proxy" patch-set. (Joonas)
v2:
- update the patch description and subject to just mention obje
GEM proxy is a kind of GEM, whose backing physical memory is pinned
and produced by guest VM and is used by host as read only. With GEM
proxy, host is able to access guest physical memory through GEM object
interface. As GEM proxy is such a special kind of GEM, a new flag
I915_GEM_OBJECT_IS_PROXY i
Hi
You will need a HDMI 2 cable
Regards
Mike
On Fri, 10 Nov 2017, 10:27 pm Rodrigo Vivi, wrote:
> I'm just sending this patch for reference here since
> this is the patch that I believe it is the correct one
> to get HDMI 2.0 working on CNL.
>
> However I'm just getting a blank screen when tr
On Sat, 11 Nov 2017 01:06:38 +0100, Sujaritha Sundaresan
wrote:
Placing the call to intel_guc_init after i915_gem_contexts_init,
based on the dependency within i915_gem_init.
Will move the function if required, depending on the review
comments.
Suggested by: Sagar Arun Kamble
Signed-off-by
On Sat, 11 Nov 2017 01:06:37 +0100, Sujaritha Sundaresan
wrote:
The Additional Data Struct (ADS) contains objects that are required by
guc post FW load and are not necessarily submission-only (although that's
our current only use-case). If in the future we load GuC with submission
disabled to
On Sat, 11 Nov 2017 01:06:36 +0100, Sujaritha Sundaresan
wrote:
Replacing enable_guc_submission with enable_guc modparam.
In effect enable_guc is replacing enable_guc_loading and
enable_guc_submission.
Maybe it will be better if we replace guc_loading and guc_submission
modparams with singl
On Sat, 11 Nov 2017 01:06:34 +0100, Sujaritha Sundaresan
wrote:
Replacing conditions to remove dependance on enable_guc_submission
typo ;)
v9: Including guc_log_level in the condition (Sagar)
Signed-off-by: Sujaritha Sundaresan
Cc: Michal Wajdeczko
Cc: Oscar Mateo
Cc: Sagar Arun Kamb
On Sat, 11 Nov 2017 01:06:33 +0100, Sujaritha Sundaresan
wrote:
Updating GuC and HuC firmware select function to support removing
i915_modparams.enable_guc_loading module parameter.
v2: Clarifying the commit message (Anusha)
v3: Unify seq_puts messages, Re-factoring code as per review (Mich
On Sat, 11 Nov 2017 01:06:32 +0100, Sujaritha Sundaresan
wrote:
We currently have two module parameters that control GuC:
"enable_guc_loading" and "enable_guc_submission". Whenever
we need submission=1, we also need loading=1.We also need
loading=1 when we want to want to verify the HuC, whic
On Sat, 11 Nov 2017 01:06:31 +0100, Sujaritha Sundaresan
wrote:
Unifying the various seq_puts messages in debugfs to the simplest one for
feature support.
v2: Clarifying the commit message (Anusha)
v3: Re-factoring code as per review (Michal)
v4: Rebase
v5: Split from following patch
v6:
Quoting Mika Kuoppala (2017-11-09 11:42:45)
> Oscar Mateo writes:
>
> > GEN8_CONFIG0 (0xD00) is a protected by a lock (bit 31) which is set by
> > the BIOS, so there is no way we can enable the three chicken bits
> > mandated by the WA (the BIOS should be doing it instead).
> >
> > v2: Rebased
>
== Series Details ==
Series: lib/i915: Prepare for the loss of i915.enable_execlists parameter
URL : https://patchwork.freedesktop.org/series/33676/
State : failure
== Summary ==
IGT patchset tested on top of latest successful build
f370d5903689f37620e006f004a91d6bdeac7c16 lib/i915: Query sema
If we can't find the enable_execlists parameter, presume that the switch
is forced by the kernel and enabled for all hw supporting execlists. We
don't have a GETPARAM or ENGINE_INFO to query the internal details.
Signed-off-by: Chris Wilson
---
lib/i915/gem_submission.c | 17 +
1
== Series Details ==
Series: series starting with [CI,1/3] Revert "drm/framebuffer: Add framebuffer
debugfs file"
URL : https://patchwork.freedesktop.org/series/33672/
State : success
== Summary ==
Test drv_module_reload:
Subgroup basic-reload:
pass -> DMESG-WARN
== Series Details ==
Series: tools/error_decode: Print ASCII user buffers
URL : https://patchwork.freedesktop.org/series/33673/
State : failure
== Summary ==
IGT patchset tested on top of latest successful build
7d75119b7f23fb49af52463da9bcd62e64fe6a6f lib: Always enable ftrace-dump-on-oops
w
Look at the first 16 characters of the user buffer and if they are all
printable, assume that user buffer contains ASCII data (e.g. a debug log)
that we want to simply print out. Otherwise, we treat it as a binary data
and hexdump as before.
Signed-off-by: Chris Wilson
---
tools/intel_error_deco
== Series Details ==
Series: series starting with [CI,1/3] Revert "drm/framebuffer: Add framebuffer
debugfs file"
URL : https://patchwork.freedesktop.org/series/33672/
State : success
== Summary ==
Series 33672v1 series starting with [CI,1/3] Revert "drm/framebuffer: Add
framebuffer debugfs
This reverts commit f02b604b07d5314d01968eda4e199e6c46352a6d.
---
drivers/gpu/drm/drm_atomic.c | 18 +++---
1 file changed, 15 insertions(+), 3 deletions(-)
diff --git a/drivers/gpu/drm/drm_atomic.c b/drivers/gpu/drm/drm_atomic.c
index 37445d50816a..7e0e7bec2526 100644
--- a/drivers/g
This reverts commit 45d58b40292b16ab847497dcd299e315a2ad7956.
---
drivers/gpu/drm/drm_debugfs.c | 6
drivers/gpu/drm/drm_framebuffer.c | 59 ---
drivers/gpu/drm/drm_gem.c | 17 ---
drivers/gpu/drm/drm_internal.h| 7 -
include/d
Now that we always execute a context switch upon module load, there is
no need to queue a delayed task for doing so. The purpose of the delayed
task is to enable GT powersaving, for which we need the HW state to be
valid (i.e. having loaded a context and initialised basic state). We
used to defer t
== Series Details ==
Series: series starting with [CI,1/3] Revert "drm/framebuffer: Add framebuffer
debugfs file"
URL : https://patchwork.freedesktop.org/series/33671/
State : failure
== Summary ==
Series 33671v1 series starting with [CI,1/3] Revert "drm/framebuffer: Add
framebuffer debugfs
Now that we always execute a context switch upon module load, there is
no need to queue a delayed task for doing so. The purpose of the delayed
task is to enable GT powersaving, for which we need the HW state to be
valid (i.e. having loaded a context and initialised basic state). We
used to defer t
== Series Details ==
Series: series starting with [CI,1/2] Revert "drm/framebuffer: Add framebuffer
debugfs file"
URL : https://patchwork.freedesktop.org/series/33670/
State : failure
== Summary ==
CHK include/config/kernel.release
CHK include/generated/uapi/linux/version.h
CHK
This reverts commit f02b604b07d5314d01968eda4e199e6c46352a6d.
---
drivers/gpu/drm/drm_atomic.c | 18 +++---
1 file changed, 15 insertions(+), 3 deletions(-)
diff --git a/drivers/gpu/drm/drm_atomic.c b/drivers/gpu/drm/drm_atomic.c
index 37445d50816a..7e0e7bec2526 100644
--- a/drivers/g
This reverts commit 45d58b40292b16ab847497dcd299e315a2ad7956.
---
drivers/gpu/drm/drm_debugfs.c | 6
drivers/gpu/drm/drm_framebuffer.c | 59 ---
drivers/gpu/drm/drm_gem.c | 17 ---
drivers/gpu/drm/drm_internal.h| 7 -
include/d
This reverts commit 45d58b40292b16ab847497dcd299e315a2ad7956.
---
drivers/gpu/drm/drm_debugfs.c | 6
drivers/gpu/drm/drm_framebuffer.c | 59 ---
drivers/gpu/drm/drm_gem.c | 17 ---
drivers/gpu/drm/drm_internal.h| 7 -
include/d
Now that we always execute a context switch upon module load, there is
no need to queue a delayed task for doing so. The purpose of the delayed
task is to enable GT powersaving, for which we need the HW state to be
valid (i.e. having loaded a context and initialised basic state). We
used to defer t
30 matches
Mail list logo
