From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in
the pphwsp. The context image provides a 32 bit total ticks which is the
accumulated by the context (a.k.a. context[CTX_TIMESTAMP]). This
information is used to calculate the context busyness as follows:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in the
pphwsp. The context image provides a 32 bit total ticks which is the accumulated
by the context (a.k.a. context[CTX_TIMESTAMP]). This information is used to
calculate the context busyness as follows:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in
the pphwsp. The context image provides a 32 bit total ticks which is the
accumulated by the context (a.k.a. context[CTX_TIMESTAMP]). This
information is used to calculate the context busyness as follows:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in
the pphwsp. The context image provides a 32 bit total ticks which is the
accumulated by the context (a.k.a. context[CTX_TIMESTAMP]). This
information is used to calculate the context busyness as follows:
On 16/06/2022 23:13, Nerlige Ramappa, Umesh wrote:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in
the pphwsp. The context image provides a 32 bit total ticks which is the
accumulated by the context (a.k.a. context[CTX_TIMESTAMP]). This
information
On 14/06/2022 01:46, Nerlige Ramappa, Umesh wrote:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in the
pphwsp. The context image provides a 32 bit total ticks which is the accumulated
by the context (a.k.a. context[CTX_TIMESTAMP]). This information
On Tue, Jun 14, 2022 at 02:30:42PM +0100, Tvrtko Ursulin wrote:
On 14/06/2022 01:46, Nerlige Ramappa, Umesh wrote:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in the
pphwsp. The context image provides a 32 bit total ticks which is the accumulated
On 14/06/2022 17:32, Umesh Nerlige Ramappa wrote:
On Tue, Jun 14, 2022 at 02:30:42PM +0100, Tvrtko Ursulin wrote:
On 14/06/2022 01:46, Nerlige Ramappa, Umesh wrote:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context
in the
pphwsp. The context image p
On Wed, Jun 15, 2022 at 08:08:40AM +0100, Tvrtko Ursulin wrote:
On 14/06/2022 17:32, Umesh Nerlige Ramappa wrote:
On Tue, Jun 14, 2022 at 02:30:42PM +0100, Tvrtko Ursulin wrote:
On 14/06/2022 01:46, Nerlige Ramappa, Umesh wrote:
From: John Harrison
GuC provides engine_id and last_switch_in
On Fri, Jun 17, 2022 at 09:00:06AM +0100, Tvrtko Ursulin wrote:
On 16/06/2022 23:13, Nerlige Ramappa, Umesh wrote:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in
the pphwsp. The context image provides a 32 bit total ticks which is the
accumulated
On 27/07/2022 07:01, Umesh Nerlige Ramappa wrote:
On Fri, Jun 17, 2022 at 09:00:06AM +0100, Tvrtko Ursulin wrote:
On 16/06/2022 23:13, Nerlige Ramappa, Umesh wrote:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in
the pphwsp. The context image pr
On Wed, Jul 27, 2022 at 09:48:18AM +0100, Tvrtko Ursulin wrote:
On 27/07/2022 07:01, Umesh Nerlige Ramappa wrote:
On Fri, Jun 17, 2022 at 09:00:06AM +0100, Tvrtko Ursulin wrote:
On 16/06/2022 23:13, Nerlige Ramappa, Umesh wrote:
From: John Harrison
GuC provides engine_id and last_switch_in
On 01/08/2022 20:02, Umesh Nerlige Ramappa wrote:
On Wed, Jul 27, 2022 at 09:48:18AM +0100, Tvrtko Ursulin wrote:
On 27/07/2022 07:01, Umesh Nerlige Ramappa wrote:
On Fri, Jun 17, 2022 at 09:00:06AM +0100, Tvrtko Ursulin wrote:
On 16/06/2022 23:13, Nerlige Ramappa, Umesh wrote:
From: John
On Tue, Aug 02, 2022 at 09:41:38AM +0100, Tvrtko Ursulin wrote:
On 01/08/2022 20:02, Umesh Nerlige Ramappa wrote:
On Wed, Jul 27, 2022 at 09:48:18AM +0100, Tvrtko Ursulin wrote:
On 27/07/2022 07:01, Umesh Nerlige Ramappa wrote:
On Fri, Jun 17, 2022 at 09:00:06AM +0100, Tvrtko Ursulin wrote:
On Tue, Aug 02, 2022 at 04:38:45PM -0700, Umesh Nerlige Ramappa wrote:
On Tue, Aug 02, 2022 at 09:41:38AM +0100, Tvrtko Ursulin wrote:
On 01/08/2022 20:02, Umesh Nerlige Ramappa wrote:
On Wed, Jul 27, 2022 at 09:48:18AM +0100, Tvrtko Ursulin wrote:
On 27/07/2022 07:01, Umesh Nerlige Ramappa
On 04/08/2022 02:21, Umesh Nerlige Ramappa wrote:
On Tue, Aug 02, 2022 at 04:38:45PM -0700, Umesh Nerlige Ramappa wrote:
On Tue, Aug 02, 2022 at 09:41:38AM +0100, Tvrtko Ursulin wrote:
On 01/08/2022 20:02, Umesh Nerlige Ramappa wrote:
On Wed, Jul 27, 2022 at 09:48:18AM +0100, Tvrtko Ursulin
On 05/08/2022 00:21, Umesh Nerlige Ramappa wrote:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in
the pphwsp. The context image provides a 32 bit total ticks which is the
accumulated by the context (a.k.a. context[CTX_TIMESTAMP]). This
information
On Fri, Aug 05, 2022 at 10:45:30AM +0100, Tvrtko Ursulin wrote:
On 05/08/2022 00:21, Umesh Nerlige Ramappa wrote:
From: John Harrison
GuC provides engine_id and last_switch_in ticks for an active context in
the pphwsp. The context image provides a 32 bit total ticks which is the
accumulated b
On Thu, 04 Aug 2022 16:21:25 -0700, Umesh Nerlige Ramappa wrote:
>
Hi Umesh,
Still reviewing but I have a question below.
> diff --git a/drivers/gpu/drm/i915/gt/intel_context.c
> b/drivers/gpu/drm/i915/gt/intel_context.c
> index 654a092ed3d6..e2d70a9fdac0 100644
> --- a/drivers/gpu/drm/i915/gt/
On Wed, 15 Jun 2022 10:42:08 -0700, Umesh Nerlige Ramappa wrote:
>
> +static void __guc_context_update_clks(struct intel_context *ce)
> +{
> + struct intel_guc *guc = ce_to_guc(ce);
> + struct intel_gt *gt = ce->engine->gt;
> + u32 *pphwsp, last_switch, engine_id;
On Wed, 24 Aug 2022 22:03:19 -0700, Dixit, Ashutosh wrote:
>
> On Thu, 04 Aug 2022 16:21:25 -0700, Umesh Nerlige Ramappa wrote:
> >
>
> Hi Umesh,
>
> Still reviewing but I have a question below.
Please ignore this mail for now, mostly a result of my misunderstanding the
code. I will ask again if I
On Thu, 04 Aug 2022 16:21:25 -0700, Umesh Nerlige Ramappa wrote:
Hi Umesh, I am fairly new to this code so some questions will be below will
be newbie questions, thanks for bearing with me.
> diff --git a/drivers/gpu/drm/i915/gt/intel_context.c
> b/drivers/gpu/drm/i915/gt/intel_context.c
> index
On Wed, Aug 24, 2022 at 06:17:19PM -0700, Dixit, Ashutosh wrote:
On Fri, 05 Aug 2022 08:18:48 -0700, Umesh Nerlige Ramappa wrote:
On Fri, Aug 05, 2022 at 10:45:30AM +0100, Tvrtko Ursulin wrote:
>
> On 05/08/2022 00:21, Umesh Nerlige Ramappa wrote:
>> -static inline struct intel_guc *ce_to_guc(s
On Thu, Aug 25, 2022 at 06:44:50PM -0700, Dixit, Ashutosh wrote:
On Thu, 04 Aug 2022 16:21:25 -0700, Umesh Nerlige Ramappa wrote:
Hi Umesh, I am fairly new to this code so some questions will be below will
be newbie questions, thanks for bearing with me.
diff --git a/drivers/gpu/drm/i915/gt/in
On Fri, 26 Aug 2022 09:33:08 -0700, Umesh Nerlige Ramappa wrote:
>
Hi Umesh,
Just to communicate my thoughts I have posted this patch on top of your
patch:
[1] https://patchwork.freedesktop.org/series/107983/
Could you please take a look at that and see if it makes sense.
> On Thu, Aug 25, 202
On Wed, Aug 31, 2022 at 01:25:11PM -0700, Dixit, Ashutosh wrote:
On Fri, 26 Aug 2022 09:33:08 -0700, Umesh Nerlige Ramappa wrote:
Hi Umesh,
Just to communicate my thoughts I have posted this patch on top of your
patch:
[1] https://patchwork.freedesktop.org/series/107983/
Could you please t
26 matches
Mail list logo
